� ���H�(M`�Foundation-v8A$arm,foundation-aarch64arm,vexpress"1chosenaliases/=/bus@8000000/iofpga-bus@300000000/serial@90000/E/bus@8000000/iofpga-bus@300000000/serial@a0000/M/bus@8000000/iofpga-bus@300000000/serial@b0000/U/bus@8000000/iofpga-bus@300000000/serial@c0000cpus"1cpu@0]cpu arm,armv8im ~spin-table����cpu@1]cpu arm,armv8im ~spin-table����cpu@2]cpu arm,armv8im ~spin-table����cpu@3]cpu arm,armv8im ~spin-table����l2-cache0cache�memory@80000000]memory i����timerarm,armv8-timer0�   ���pmuarm,armv8-pmuv30�<=>?watchdog@2a440000arm,sbsa-gwdt i*D*E ��clk24mhz fixed-clock��n6 �v2m:clk24mhz�refclk1mhz fixed-clock��B@�v2m:refclk1mhzrefclk32khz fixed-clock����v2m:refclk32khzbus@8000000arm,vexpress,v2m-p1simple-bus"1x� � ?`            !!""##$$%%&&''(())**ethernet@202000000smsc,lan91c111 i�iofpga-bus@300000000 simple-bus"1� sysreg@10000arm,vexpress-sysregiserial@90000arm,pl011arm,primecelli �%,uartclkapb_pclkserial@a0000arm,pl011arm,primecelli �%,uartclkapb_pclkserial@b0000arm,pl011arm,primecelli �%,uartclkapb_pclkserial@c0000arm,pl011arm,primecelli �%,uartclkapb_pclkvirtio-block@130000 virtio,mmioi�*interrupt-controller@2c001000arm,gic-400arm,cortex-a15-gic�"8@i,, ,@ ,`  � � modelcompatibleinterrupt-parent#address-cells#size-cellsserial0serial1serial2serial3device_typeregnext-level-cacheenable-methodcpu-release-addrphandleinterruptsclock-frequencytimeout-sec#clock-cellsclock-output-namesranges#interrupt-cellsinterrupt-map-maskinterrupt-mapclocksclock-namesinterrupt-controller