a8[(B[\%mediatek,mt7622-rfb1mediatek,mt7622 +7MediaTek MT7622 RFB1 boardopp-tableoperating-points-v2=Hopp-300000000PÀW~opp-437500000P`WB@opp-600000000P#FWopp-812500000P0m Wopp-1025000000P=B@W0opp-1137500000PC`WOopp-1262500000PK@8Wopp-1350000000PPw]W0cpus+cpu@0ecpuarm,cortex-a53qu |cpuintermediatepsciM|mH cpu@1ecpuarm,cortex-a53qu |cpuintermediatepsciM|mH l2-cachecacheHdummy40m fixed-clockbZHoscillator fixed-clock}x@clkxtalH psci arm,psci-0.2smcpmuarm,cortex-a53-pmu/ : reserved-memory+Msecmon@43000000qCTthermal-zonescpu-thermal[q tripscpu-passivelpassiveH cpu-activelactiveH cpu-hotSlhotHcpu-crit lcriticalcooling-mapsmap0  map1  map2 timerarm,armv8-timer 0/   infracfg@10000000 mediatek,mt7622-infracfgsysconqHpwrap@10001000mediatek,mt7622-pwrapqPpwrap u |spiwrappwrap /okaydefaultregulatorsmediatek,mt6380-regulatorbuck-vcore1vcore1 '*DVBjWkHbuck-vcorevcore '*DVBjWkbuck-vrfvrfO*XBWkldo-vmvm*\BWkHldo-vava!*2ZBWkldo-vphyvphyw@*w@BWkldo-vddrvddr*BWkldo-vtvt!*2ZBWkpericfg@10002000mediatek,mt7622-pericfgsysconq Hpower-controller@10006000mediatek,mt7622-scpsyssyscon}q`0/uM|hif_selHcir@10009000mediatek,mt7622-cirq /u8|clkbusokaydefaultinterrupt-controller@10200620.mediatek,mt7622-sysirqmediatek,mt6577-sysirq q  Hefuse@10206000%mediatek,mt7622-efusemediatek,efuseq `+calib@198q Hapmixedsys@10209000"mediatek,mt7622-apmixedsyssysconq Htopckgen@10210000 mediatek,mt7622-topckgensysconq!Hrng@1020f000(mediatek,mt7622-rngmediatek,mt7623-rngq u|rngpinctrl@10211000mediatek,mt7622-pinctrl q!P baseeintg / Hemmc-pins-defaultH&muxemmcemmc_rstemmcconf-cmd-dat,NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRB conf-clkNCLEemmc-pins-uhsH'muxemmcemmcconf-cmd-dat,NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRB& conf-clkNCLE&eth-pinsH=muxethmdc_mdiorgmii_via_gmac2i2c1-pinsHmuxi2ci2c1_0i2c2-pinsHmuxi2ci2c2_0i2s1-pinsmuxi2s0i2s_out_mclk_bclk_wsi2s1_in_datai2s1_out_dataconf*I2S1_INI2S1_OUTI2S_BCLKI2S_WSI2S_MCLK& irrx-pinsHmuxirir_1_rxirtx-pinsmuxirir_1_txparallel-nand-pinsH"muxflash par_nandpcie0-pinsH4muxpcie-pcie0_pad_perstpcie0_1_wakenpcie0_1_clkreqpcie1-pinsmuxpcie-pcie1_pad_perstpcie1_0_wakenpcie1_0_clkreqpmic-bus-pinsHmuxpmic pmic_buspwm1-2-pinsHmuxpwm pwm_ch7_2wled-pinsmuxledwledsd0-pins-defaultH*muxsdsd_0conf-cmd-data*I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUT& conf-clk I2S3_OUT& conf-cdTXD3 sd0-pins-uhsH+muxsdsd_0conf-cmd-data*I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUT conf-clk I2S3_OUTserial-nand-pinsmuxflashsnfispic0-pinsHmuxspispic0_0spic1-pinsH$muxspispic1_0spi-nor-pinsH#muxflashspi_noruart0-pinsHmuxuartuart0_0_tx_rxuart2-pinsHmuxuartuart2_1_tx_rxwatchdog-pinsHmux watchdog watchdogwmac-pinsH,muxantselantsel0antsel1antsel2antsel3antsel4antsel5antsel6antsel7antsel8antsel9antsel12antsel13antsel14antsel15antsel16antsel17watchdog@10212000(mediatek,mt7622-wdtmediatek,mt6589-wdtq! defaultokayrtc@10212800%mediatek,mt7622-rtcmediatek,soc-rtcq!( /u|rtcinterrupt-controller@10300000 arm,gic-400 @q124 6 Hcci@10390000 arm,cci-400+q9M9slave-if@1000arm,cci-400-ctrl-if 5ace-liteqslave-if@4000arm,cci-400-ctrl-if5aceq@slave-if@5000arm,cci-400-ctrl-ifsyscon5aceqPHpmu@9000arm,cci-400-pmu,r1qP</:;<=>adc@11001000mediatek,mt7622-auxadcqu|mainDHserial@11002000*mediatek,mt7622-uartmediatek,mt6577-uartq  /[u@  |baudbusokaydefaultserial@11003000*mediatek,mt7622-uartmediatek,mt6577-uartq0 /\u@ |baudbus disabledserial@11004000*mediatek,mt7622-uartmediatek,mt6577-uartq@ /]u@ |baudbusokaydefaultserial@11005000*mediatek,mt7622-uartmediatek,mt6577-uartqP /^u@ |baudbus disabledpwm@11006000mediatek,mt7622-pwmq` /M@u< '|topmainpwm1pwm2pwm3pwm4pwm5pwm6okaydefaulti2c@11007000mediatek,mt7622-i2c qp /TVu  |maindma+ disabledi2c@11008000mediatek,mt7622-i2c q /UVu  |maindma+okaydefaulti2c@11009000mediatek,mt7622-i2c q /VVu  |maindma+okaydefaultspi@1100a000mediatek,mt7622-spiq /vuA|parent-clksel-clkspi-clk+okaydefaultthermal@1100b000`mediatek,mt7622-thermalq /Nu |thermauxadcthermvcalibration-dataH serial@1100c000'mediatek,mt7622-btifmediatek,mtk-btifq /Zu|mainokaybluetoothmediatek,mt7622-bluetoothu |refnfi@1100d000mediatek,mt7622-nfcq /`u|nfi_clkpad_clk!+ disableddefault"spi@1100d000mediatek,mt7622-snandq /`u|nfi_clkpad_clk!+ disabledecc@1100e000mediatek,mt7622-eccq /_u |nfiecc_clk disabledH!spi@11014000(mediatek,mt7622-normediatek,mt8173-norq@u?|spisf+ disableddefault#flash@0jedec,spi-norqspi@11016000mediatek,mt7622-spiq` /zuB|parent-clksel-clkspi-clk+okaydefault$serial@11019000*mediatek,mt7622-uartmediatek,mt6577-uartq /Yu@ |baudbus disabledclock-controller@11220000mediatek,mt7622-audsyssysconq" H%audio-controllermediatek,mt7622-audio/ afeasysuPQklYZ[\_`abghij%% % % %%%%%%%'%(%%.%%|infra_sys_audio_clktop_audio_mux1_seltop_audio_mux2_seltop_audio_a1sys_hptop_audio_a2sys_hpi2s0_src_seli2s1_src_seli2s2_src_seli2s3_src_seli2s0_src_divi2s1_src_divi2s2_src_divi2s3_src_divi2s0_mclk_eni2s1_mclk_eni2s2_mclk_eni2s3_mclk_eni2so0_hop_cki2so1_hop_cki2so2_hop_cki2so3_hop_cki2si0_hop_cki2si1_hop_cki2si2_hop_cki2si3_hop_ckasrc0_out_ckasrc1_out_ckasrc2_out_ckasrc3_out_ckaudio_afe_pdaudio_afe_conn_pdaudio_a1sys_pdaudio_a2sys_pd FGcd12.mmc@11230000mediatek,mt7622-mmcq# /Ou C |sourcehclkhrstokaydefaultstate_uhs&C'MWew()D.mmc@11240000mediatek,mt7622-mmcq$ /Pu 8 |sourcehclkhrstokaydefaultstate_uhs*C+MW Q((E.wmac@18000000mediatek,mt7622-wmacq /okaydefault,ssusbsys@1a000000 mediatek,mt7622-ssusbsyssysconqH-usb@1a0c0000'mediatek,mt7622-xhcimediatek,mtk-xhci q  G macippc / u----|sys_ckref_ckmcu_ckdma_ck./0okay(1t-phy@1a0c4000.mediatek,mt7622-tphymediatek,generic-tphy-v1q @+Mokayusb-phy@1a0c4800q Hu-|refH.usb-phy@1a0c4900q Iu |refH/usb-phy@1a0c5000q Pu-|refH0pciesys@1a100800mediatek,mt7622-pciesyssysconqH2pciecfg@1a140000 mediatek,generic-pciecfgsysconqpcie@1a143000mediatek,mt7622-pcieepciq0port0 + / pcie_irq0u2 222 22 2|sys_ck0ahb_ck0aux_ck0axi_ck0obff_ck0pipe_ck0M okay%`83333default4interrupt-controllerH3pcie@1a145000mediatek,mt7622-pcieepciqPport1 + / pcie_irq0u2222222|sys_ck1ahb_ck1aux_ck1axi_ck1obff_ck1pipe_ck1M(( disabled%`85555interrupt-controllerH5sata@1a200000'mediatek,mt7622-ahcimediatek,mtk-ahciq  /hostc(u2 2 222|ahbaxiasicrbcpm6 Fsata-phyP22 2  axiswregb2okayt-phy@1a243000.mediatek,mt7622-tphymediatek,generic-tphy-v1+Mokaysata-phy@1a243000q$0u7|refH6syscon@1af00000mediatek,mt7622-hifsyssysconqpH<syscon@1b000000mediatek,mt7622-ethsyssysconqH7dma-controller@1b007000mediatek,mt7622-hsdmaqp /u7|hsdmatpcie-mirror@10000400#mediatek,mt7622-pcie-mirrorsysconqH;wed@1020a000mediatek,mt7622-wedsysconq  /H9wed@1020b000mediatek,mt7622-wedsysconq  /H:ethernet@1b100000/mediatek,mt7622-ethmediatek,mt2701-ethsysconq$/Xu;77778888/\|ethifeswgp0gp1gp2sgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii_cketh2pll789:;<+okaydefault=mac@0mediatek,eth-macq k2500base-xH>fixed-linkq mdio-bus+switch@0mediatek,mt7531q 6ports+port@0q lan0port@1q lan1port@2q lan2port@3q lan3port@4q wanport@6q cpu> k2500base-xfixed-linkq sgmiisys@1b128000 mediatek,mt7622-sgmiisyssysconq0H8aliases/serial@11002000chosen"serial0:115200n80.earlycon=uart8250,mmio32,0x11002000 swiotlb=512gpio-keys gpio-keyskey-factory factory7 key-wps wps7 fmemoryq@ regulator-1p8vregulator-fixed fixed-1.8Vw@*w@WH)regulator-3p3vregulator-fixed fixed-3.3V2Z*2ZkWH(regulator-5vregulator-fixed fixed-5VLK@*LK@kWH1 compatibleinterrupt-parent#address-cells#size-cellsmodelopp-sharedphandleopp-hzopp-microvoltdevice_typeregclocksclock-namesoperating-points-v2#cooling-cellsenable-methodclock-frequencycci-control-portnext-level-cacheproc-supplysram-supplycache-level#clock-cellsclock-output-namesinterruptsinterrupt-affinityrangesno-mappolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-device#reset-cellsreg-namesresetsreset-namesstatuspinctrl-namespinctrl-0regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-on#power-domain-cellsinfracfginterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-rangesfunctiongroupspinsinput-enablebias-pull-upbias-pull-downdrive-strengthinterface-type#io-channel-cellsclock-div#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesreg-shiftreg-io-widthpower-domainsecc-enginenand-ecc-engineinterrupt-namesassigned-clocksassigned-clock-parentsassigned-clock-ratespinctrl-1bus-widthmax-frequencycap-mmc-highspeedmmc-hs200-1_8vvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedr_smplcd-gpiosmediatek,infracfgphysvusb33-supplyvbus-supply#phy-cellslinux,pci-domainbus-rangeinterrupt-map-maskinterrupt-mapphy-namesports-implementedmediatek,phy-mode#dma-cellsdma-requestsmediatek,ethsysmediatek,sgmiisysmediatek,wedmediatek,pcie-mirrormediatek,hifsysdma-coherentfull-duplexpausereset-gpioslabelethernetserial0stdout-pathbootargslinux,code