c 8\(|\X!bananapi,bpi-r64mediatek,mt7622 +7Bananapi BPI-R64opp-tableoperating-points-v2=Hopp-300000000PÀW~opp-437500000P`WB@opp-600000000P#FWopp-812500000P0m Wopp-1025000000P=B@W0opp-1137500000PC`WOopp-1262500000PK@8Wopp-1350000000PPw]W0cpus+cpu@0ecpuarm,cortex-a53qu |cpuintermediatepsciM|mH cpu@1ecpuarm,cortex-a53qu |cpuintermediatepsciM|mH l2-cachecacheHdummy40m fixed-clockbZHoscillator fixed-clock}x@clkxtalH psci arm,psci-0.2smcpmuarm,cortex-a53-pmu/ : reserved-memory+Msecmon@43000000qCTthermal-zonescpu-thermal[q tripscpu-passivelpassiveH cpu-activelactiveH cpu-hotSlhotHcpu-crit lcriticalcooling-mapsmap0  map1  map2 timerarm,armv8-timer 0/   infracfg@10000000 mediatek,mt7622-infracfgsysconqHpwrap@10001000mediatek,mt7622-pwrapqPpwrap u |spiwrappwrap /okaydefaultregulatorsmediatek,mt6380-regulatorbuck-vcore1vcore1 '*DVBjWkHbuck-vcorevcore '*DVBjWkbuck-vrfvrfO*XBWkldo-vmvm*\BWkHldo-vava!*2ZBWkldo-vphyvphyw@*w@BWkldo-vddrvddr*BWkldo-vtvt!*2ZBWkpericfg@10002000mediatek,mt7622-pericfgsysconq Hpower-controller@10006000mediatek,mt7622-scpsyssyscon}q`0/uM|hif_selHcir@10009000mediatek,mt7622-cirq /u8|clkbusokaydefaultinterrupt-controller@10200620.mediatek,mt7622-sysirqmediatek,mt6577-sysirq q  Hefuse@10206000%mediatek,mt7622-efusemediatek,efuseq `+calib@198q Hapmixedsys@10209000"mediatek,mt7622-apmixedsyssysconq Htopckgen@10210000 mediatek,mt7622-topckgensysconq!Hrng@1020f000(mediatek,mt7622-rngmediatek,mt7623-rngq u|rngpinctrl@10211000mediatek,mt7622-pinctrl q!P baseeintg / Hasm_selZemmc-pins-defaultH&muxemmcemmc_rst emmcconf-cmd-dat,NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRB%conf-clkNCLE2emmc-pins-uhsH'muxemmc emmcconf-cmd-dat,NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRBA%conf-clkNCLEA2eth-pinsmuxeth mdc_mdiorgmii_via_gmac2i2c1-pinsHmuxi2c i2c1_0i2c2-pinsHmuxi2c i2c2_0i2s1-pinsmuxi2s0 i2s_out_mclk_bclk_wsi2s1_in_datai2s1_out_dataconf*I2S1_INI2S1_OUTI2S_BCLKI2S_WSI2S_MCLKA 2irrx-pinsHmuxir ir_1_rxirtx-pinsmuxir ir_1_txparallel-nand-pinsH"muxflash  par_nandpcie0-pinsH3muxpcie- pcie0_pad_perstpcie0_1_wakenpcie0_1_clkreqpcie1-pinsH5muxpcie- pcie1_pad_perstpcie1_0_wakenpcie1_0_clkreqpmic-bus-pinsHmuxpmic  pmic_buspwm-pinsHmuxpwm< pwm_ch1_0pwm_ch2_0pwm_ch3_2pwm_ch4_1pwm_ch5_0pwm_ch6_0wled-pinsmuxled wledsd0-pins-defaultH*muxsd sd_0conf-cmd-data*I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUTA%conf-clk I2S3_OUTA 2conf-cdTXD3%sd0-pins-uhsH+muxsd sd_0conf-cmd-data*I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUT%conf-clk I2S3_OUT2serial-nand-pinsmuxflash snfispic0-pinsHmuxspi spic0_0spic1-pinsH$muxspi spic1_0spi-nor-pinsH#muxflash spi_noruart0-pinsHmuxuart uart0_0_tx_rxuart2-pinsHmuxuart uart2_1_tx_rxwatchdog-pinsHmux watchdog  watchdogwatchdog@10212000(mediatek,mt7622-wdtmediatek,mt6589-wdtq! defaultokayrtc@10212800%mediatek,mt7622-rtcmediatek,soc-rtcq!( /u|rtcinterrupt-controller@10300000 arm,gic-400 @q124 6 Hcci@10390000 arm,cci-400+q9M9slave-if@1000arm,cci-400-ctrl-if Pace-liteqslave-if@4000arm,cci-400-ctrl-ifPaceq@slave-if@5000arm,cci-400-ctrl-ifsysconPaceqPHpmu@9000arm,cci-400-pmu,r1qP</:;<=>adc@11001000mediatek,mt7622-auxadcqu|main_Hserial@11002000*mediatek,mt7622-uartmediatek,mt6577-uartq  /[u@  |baudbusokaydefaultserial@11003000*mediatek,mt7622-uartmediatek,mt6577-uartq0 /\u@ |baudbus disabledserial@11004000*mediatek,mt7622-uartmediatek,mt6577-uartq@ /]u@ |baudbus disableddefaultserial@11005000*mediatek,mt7622-uartmediatek,mt6577-uartqP /^u@ |baudbus disabledpwm@11006000mediatek,mt7622-pwmq`q /M@u< '|topmainpwm1pwm2pwm3pwm4pwm5pwm6okaydefaulti2c@11007000mediatek,mt7622-i2c qp /T|u  |maindma+ disabledi2c@11008000mediatek,mt7622-i2c q /U|u  |maindma+okaydefaulti2c@11009000mediatek,mt7622-i2c q /V|u  |maindma+okaydefaultspi@1100a000mediatek,mt7622-spiq /vuA|parent-clksel-clkspi-clk+okaydefaultthermal@1100b000mediatek,mt7622-thermalq /Nu |thermauxadcthermcalibration-dataH serial@1100c000'mediatek,mt7622-btifmediatek,mtk-btifq /Zu|mainokaybluetoothmediatek,mt7622-bluetoothu |refnfi@1100d000mediatek,mt7622-nfcq /`u|nfi_clkpad_clk!+ disableddefault"spi@1100d000mediatek,mt7622-snandq /`u|nfi_clkpad_clk !+ disabledecc@1100e000mediatek,mt7622-eccq /_u |nfiecc_clk disabledH!spi@11014000(mediatek,mt7622-normediatek,mt8173-norq@u?|spisf+ disableddefault#flash@0jedec,spi-norqspi@11016000mediatek,mt7622-spiq` /zuB|parent-clksel-clkspi-clk+ disableddefault$serial@11019000*mediatek,mt7622-uartmediatek,mt6577-uartq /Yu@ |baudbus disabledclock-controller@11220000mediatek,mt7622-audsyssysconq" H%audio-controllermediatek,mt7622-audio/ afeasysuPQklYZ[\_`abghij%% % % %%%%%%%'%(%%.%%|infra_sys_audio_clktop_audio_mux1_seltop_audio_mux2_seltop_audio_a1sys_hptop_audio_a2sys_hpi2s0_src_seli2s1_src_seli2s2_src_seli2s3_src_seli2s0_src_divi2s1_src_divi2s2_src_divi2s3_src_divi2s0_mclk_eni2s1_mclk_eni2s2_mclk_eni2s3_mclk_eni2so0_hop_cki2so1_hop_cki2so2_hop_cki2so3_hop_cki2si0_hop_cki2si1_hop_cki2si2_hop_cki2si3_hop_ckasrc0_out_ckasrc1_out_ckasrc2_out_ckasrc3_out_ckaudio_afe_pdaudio_afe_conn_pdaudio_a1sys_pdaudio_a2sys_pd -FGcd=12Tmmc@11230000mediatek,mt7622-mmcq# /Ou C |sourcehclkhrstokaydefaultstate_uhs&i's}()-D=.mmc@11240000mediatek,mt7622-mmcq$ /Pu 8 |sourcehclkhrstokaydefaultstate_uhs*i+s} Q((-E=.wmac@18000000mediatek,mt7622-wmacq /okayssusbsys@1a000000 mediatek,mt7622-ssusbsyssysconqH,usb@1a0c0000'mediatek,mt7622-xhcimediatek,mtk-xhci q  G macippc / u,,,,|sys_ckref_ckmcu_ckdma_ck-./okay (0t-phy@1a0c4000.mediatek,mt7622-tphymediatek,generic-tphy-v1q @+Mokayusb-phy@1a0c4800q H%u,|refH-usb-phy@1a0c4900q I%u |refH.usb-phy@1a0c5000q P%u,|refH/pciesys@1a100800mediatek,mt7622-pciesyssysconqH1pciecfg@1a140000 mediatek,generic-pciecfgsysconqpcie@1a143000mediatek,mt7622-pcieepciq0port00+ / pcie_irq0u1 111 11 2|sys_ck0ahb_ck0aux_ck0axi_ck0obff_ck0pipe_ck0AM okayK`^2222default3interrupt-controllerH2pcie@1a145000mediatek,mt7622-pcieepciqPport10+ / pcie_irq0u1111112|sys_ck1ahb_ck1aux_ck1axi_ck1obff_ck1pipe_ck1AM((okayK`^4444default5interrupt-controllerH4sata@1a200000'mediatek,mt7622-ahcimediatek,mtk-ahciq  /hostc(u1 1 111|ahbaxiasicrbcpm6 lsata-phyv11 1  axiswreg1disablet-phy@1a243000.mediatek,mt7622-tphymediatek,generic-tphy-v1+Mdisablesata-phy@1a243000q$0u7|ref%H6syscon@1af00000mediatek,mt7622-hifsyssysconqpH<syscon@1b000000mediatek,mt7622-ethsyssysconqH7dma-controller@1b007000mediatek,mt7622-hsdmaqp /u7|hsdmapcie-mirror@10000400#mediatek,mt7622-pcie-mirrorsysconqH;wed@1020a000mediatek,mt7622-wedsysconq  /H9wed@1020b000mediatek,mt7622-wedsysconq  /H:ethernet@1b100000/mediatek,mt7622-ethmediatek,mt2701-ethsysconq$/Xu;77778888/\|ethifeswgp0gp1gp2sgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii_cketh2pll789:;<+okaymac@0mediatek,eth-macq 2500base-xH=fixed-link mac@1mediatek,eth-macqrgmiifixed-linkmdio-bus+switch@0mediatek,mt7531q %6ports+port@0q1wanport@1q1lan0port@2q1lan1port@3q1lan2port@4q1lan3port@6q1cpu7= 2500base-xfixed-link sgmiisys@1b128000 mediatek,mt7622-sgmiisyssysconq0H8aliases@/serial@11002000chosenHserial0:115200n80Tearlycon=uart8250,mmio32,0x11002000 swiotlb=512gpio-keys gpio-keysfactory-key1factory] wps-key1wps] fleds gpio-ledsled-01bpi-r64:pio:greenh Ynoffled-11bpi-r64:pio:redh Xnoffmemoryq@@regulator-1p8vregulator-fixed fixed-1.8Vw@*w@WH)regulator-3p3vregulator-fixed fixed-3.3V2Z*2ZkWH(regulator-5vregulator-fixed fixed-5VLK@*LK@kWH0 compatibleinterrupt-parent#address-cells#size-cellsmodelopp-sharedphandleopp-hzopp-microvoltdevice_typeregclocksclock-namesoperating-points-v2#cooling-cellsenable-methodclock-frequencycci-control-portnext-level-cacheproc-supplysram-supplycache-level#clock-cellsclock-output-namesinterruptsinterrupt-affinityrangesno-mappolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-device#reset-cellsreg-namesresetsreset-namesstatuspinctrl-namespinctrl-0regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-on#power-domain-cellsinfracfginterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-rangesgpio-hoggpiosoutput-highfunctiongroupspinsinput-enablebias-pull-upbias-pull-downdrive-strengthinterface-type#io-channel-cells#pwm-cellsclock-div#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesreg-shiftreg-io-widthpower-domainsecc-enginenand-ecc-engineinterrupt-namesassigned-clocksassigned-clock-parentsassigned-clock-ratespinctrl-1bus-widthmax-frequencycap-mmc-highspeedmmc-hs200-1_8vvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedr_smplcd-gpiosmediatek,infracfgphysvusb33-supplyvbus-supply#phy-cellslinux,pci-domainbus-rangeinterrupt-map-maskinterrupt-mapphy-namesports-implementedmediatek,phy-mode#dma-cellsdma-requestsmediatek,ethsysmediatek,sgmiisysmediatek,wedmediatek,pcie-mirrormediatek,hifsysdma-coherentfull-duplexpausereset-gpioslabelethernetserial0stdout-pathbootargslinux,codecolordefault-state