>89(9&mediatek,mt7986a-rfbmediatek,mt7986a +7MediaTek MT7986a RFB =embeddedoscillator-40m fixed-clockJbZZgclkxtalzcpus+cpu@0cpuarm,cortex-a53pscicpu@1cpuarm,cortex-a53pscicpu@2cpuarm,cortex-a53pscicpu@3cpupsciarm,cortex-a53psci arm,psci-0.2smcreserved-memory+secmon@43000000Cwmcpu-reserved@4fc00000Oz)wo-emi@4fd00000Ozwo-emi@4fd40000Ozwo-ilm@151e0000zwo-ilm@151f0000zwo-data@4fd80000O$zwo-dlm@151e8000 zwo-dlm@151f8000 zwo-boot@15194000@ztimerarm,armv8-timer 0   soc+ simple-businterrupt-controller@c000000 arm,gic-v3 P   @ A B   zinfracfg@10001000 mediatek,mt7986-infracfgsysconZzwed-pcie@10003000 mediatek,mt7986-wed-pciesyscon0z$topckgen@1001b000 mediatek,mt7986-topckgensysconZzwatchdog@1001c000mediatek,mt7986-wdt n disabledz(apmixedsys@1001e000mediatek,mt7986-apmixedsysZzpinctrl@1001f000mediatek,mt7986a-pinctrl@gpioiocfg_rtiocfg_rbiocfg_ltiocfg_lbiocfg_triocfg_tleint (d  zmmc0-pinsz mux4emmc=emmc_51conf-cmd-datiDEMMC_DATA_0EMMC_DATA_1EMMC_DATA_2EMMC_DATA_3EMMC_DATA_4EMMC_DATA_5EMMC_DATA_6EMMC_DATA_7EMMC_CMDIVeeconf-clkDEMMC_CKVrfconf-ds DEMMC_DSLrfconf-rst DEMMC_RSTBVeemmc0-uhs-pinszmux4emmc=emmc_51conf-cmd-datiDEMMC_DATA_0EMMC_DATA_1EMMC_DATA_2EMMC_DATA_3EMMC_DATA_4EMMC_DATA_5EMMC_DATA_6EMMC_DATA_7EMMC_CMDIVeeconf-clkDEMMC_CKVrfconf-ds DEMMC_DSLrfconf-rst DEMMC_RSTBVeepcie-pinszmux4pcie =pcie_clkpcie_wakepcie_peresetspi-flash-pinszmux4spi=spi0spi0_wp_holdspic-pinsz mux4spi=spi1_2uart1-pinszmux4uart=uart1uart2-pinszmux4uart=uart2wf-2g-5g-pinsz*mux4wifi =wf_2gwf_5gconfDWF0_HB1WF0_HB2WF0_HB3WF0_HB4WF0_HB0WF0_HB0_BWF0_HB5WF0_HB6WF0_HB7WF0_HB8WF0_HB9WF0_HB10WF0_TOP_CLKWF0_TOP_DATAWF1_HB1WF1_HB2WF1_HB3WF1_HB4WF1_HB0WF1_HB5WF1_HB6WF1_HB7WF1_HB8WF1_TOP_CLKWF1_TOP_DATAVwf-dbdc-pinsz+mux4wifi=wf_dbdcconf|DWF0_HB1WF0_HB2WF0_HB3WF0_HB4WF0_HB0WF0_HB0_BWF0_HB5WF0_HB6WF0_HB7WF0_HB8WF0_HB9WF0_HB10WF0_TOP_CLKWF0_TOP_DATAVsyscon@10060000"mediatek,mt7986-sgmiisys_0sysconZz"syscon@10070000"mediatek,mt7986-sgmiisys_1sysconZz#rng@1020f000(mediatek,mt7986-rngmediatek,mt7623-rng 7rng disabledcrypto@10320000inside-secure,safexcel-eip9720tuvwring0ring1ring2ring33okaypwm@10048000mediatek,mt7986-pwm    topmainpwm1pwm2 disabledserial@11002000*mediatek,mt7986-uartmediatek,mt6577-uart  { baudbusokayserial@11003000*mediatek,mt7986-uartmediatek,mt6577-uart0 | baudbus6okaydefaultserial@11004000*mediatek,mt7986-uartmediatek,mt6577-uart@ } baudbus6okaydefaulti2c@11008000mediatek,mt7986-i2c !p  maindma+ disabledspi@1100a000)mediatek,mt7986-spi-ipmmediatek,spi-ipm+  #% parent-clksel-clkspi-clkhclkokaydefaultflash@0 spi-nand$spi@1100b000)mediatek,mt7986-spi-ipmmediatek,spi-ipm+  $& parent-clksel-clkspi-clkhclkokaydefault adc@1100d000mediatek,mt7986-auxadc,main5 disabledzusb@11200000'mediatek,mt7986-xhcimediatek,mtk-xhci  . > macippc (12/0;$sys_ckref_ckmcu_ckdma_ckxhci_ckG   okaymmc@11230000mediatek,mt7986-mmc # #"(#)(*+%sourcehclksource_cgbus_clksys_cg disableddefaultstate_uhs L Vhw@thermal@1100c800mediatek,mt7986-thermal ,-thermauxadcadc_32kcalibration-dataz,pcie@11280000*mediatek,mt7986-pciemediatek,mt8192-pciepci+(@ pcie-mac !  4356!pl_250mtl_26mperi_26mtop_133mokayG +pcie-phy5`Hdefaultinterrupt-controllerzt-phy.mediatek,mt7986-tphymediatek,generic-tphy-v2+okaypcie-phy@11c00000refVzefuse@11d00000%mediatek,mt7986-efusemediatek,efuse+calib@274t zt-phy@11e10000.mediatek,mt7986-tphymediatek,generic-tphy-v2+okayusb-phy@0<= refda_refVz usb-phy@700 5refVz usb-phy@1000<= refda_refVz syscon@15000000+mediatek,mt7986-ethsyssysconZz!wed@15010000mediatek,mt7986-wedsyscon  a%owo-emiwo-ilmwo-dlmwo-datawo-bootz%wed@15011000mediatek,mt7986-wedsyscon  a%owo-emiwo-ilmwo-dlmwo-datawo-boot z&syscon@151a5000mediatek,mt7986-wo-ccifsysconP  zsyscon@151ad000mediatek,mt7986-wo-ccifsyscon  z ethernet@15100000mediatek,mt7986-eth0x!!!!!""""####+,fegp2gp1wocpu1wocpu0sgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii2_tx250msgmii2_rx250msgmii2_cdr_refsgmii2_cdr_fbnetsys0netsys1./!"#$%&+okaymac@0mediatek,eth-mac 2500base-xz'fixed-linkb mdio-bus+switch@0mediatek,mt7531 ports+port@0lan0port@1lan1port@2lan2port@3lan3port@4lan4port@6cpu' 2500base-xfixed-linkb wifi@18000000mediatek,mt7986-wmac (consys2> mcuap2conn000a)okay defaultdbdc*L+thermal-zonescpu-thermal4B,tripscritRH^ EcriticalhotR^Ehotactive-highR8^Eactiveactive-medRL^Eactiveactive-lowR`^Eactivealiasesi/soc/serial@11002000chosenqserial0:115200n8memory@40000000memory@@regulator-1p8vregulator-fixed }fixed-1.8Vw@w@zregulator-3p3vregulator-fixed }fixed-3.3V2Z2Zz compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeclock-frequency#clock-cellsclock-output-namesphandledevice_typeenable-methodreg#cooling-cellsrangesno-mapinterrupts#interrupt-cellsinterrupt-controller#reset-cellsstatusreg-namesgpio-controller#gpio-cellsgpio-rangesfunctiongroupspinsinput-enabledrive-strengthbias-pull-upbias-pull-downclocksclock-namesinterrupt-namesassigned-clocksassigned-clock-parents#pwm-cellspinctrl-namespinctrl-0clock-divcs-gpiosspi-max-frequencyspi-tx-bus-widthspi-rx-bus-width#io-channel-cellsphyspinctrl-1cap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vhs400-ds-delayvmmc-supplyvqmmc-supplynon-removableno-sdno-sdio#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesbus-rangephy-namesinterrupt-map-maskinterrupt-map#phy-cellsmemory-regionmemory-region-namesmediatek,wo-ccifmediatek,ethsysmediatek,sgmiisysmediatek,wed-pciemediatek,wedphy-modefull-duplexpausereset-gpioslabelethernetresetsreset-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisserial0stdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-on