� ���h8��( ���+hisilicon,hi3660-hikey960hisilicon,hi3660 + 7HiKey960psci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D cpu@0arm,cortex-a53HcpuTXpscif w �P� ���n�cpu@1arm,cortex-a53HcpuTXpscif w �P� ���cpu@2arm,cortex-a53HcpuTXpscif w �P� ���cpu@3arm,cortex-a53HcpuTXpscif w �P� ���cpu@100arm,cortex-a73HcpuTXpscifw�� ���&�cpu@101arm,cortex-a73HcpuTXpscifw�� ���cpu@102arm,cortex-a73HcpuTXpscifw�� ���cpu@103arm,cortex-a73HcpuTXpscifw�� ��� idle-states�pscicpu-sleep-0arm,idle-state��,�<�� cluster-sleep-0arm,idle-state��,@< �� cpu-sleep-1arm,idle-state��,&<��cluster-sleep-1arm,idle-state� , T< ��l2-cache0cacheMY� l2-cache1cacheMY�opp-table-0operating-points-v2g�opp00r��@y �`���opp01r;���y 5���opp02rS�Ҁy �����opp03re�E@yB@���opp04rm�5y�����opp-table-1operating-points-v2g�opp10r5ү�y �`���opp11rT��@y 5���opp12rk�@y �����opp13r}�yB@���opp14r��B�y�����interrupt-controller@e82b0000 arm,gic-400@T�+�+ �+@ �+` �� � ��a53-pmuarm,cortex-a53-pmu0��a73-pmuarm,cortex-a73-pmu0�� timerarm,armv8-timer 0� �� � �soc simple-bus+�crg_ctrl@fff35000 hisilicon,hi3660-crgctrlsysconT��P��crg_rst_controllerhisilicon,hi3660-reset���pctrl@e8a09000hisilicon,hi3660-pctrlsysconT蠐 ��Mcrg_ctrl@fff34000 hisilicon,hi3660-pmuctrlsysconT��@�sctrl@fff0a000hisilicon,hi3660-sctrlsysconT����9iomcu@ffd7e000hisilicon,hi3660-iomcusysconT�����resethisilicon,hi3660-reset���mailbox@e896b000hisilicon,hi3660-mboxT薰��� �stub_clock@e896b500hisilicon,hi3660-stub-clkT薵� � timer@fff14000arm,sp804arm,primecellT��@�01�    timer1timer2apb_pclki2c@ffd71000snps,designware-i2cT�� �v+,�� < CdefaultQ[okaybLS-I2C0i2c@ffd72000snps,designware-i2cT��  �w+,�� < CdefaultQ[okayrt1711h@4erichtek,rt1711hTN[okay �CdefaultQconnectorusb-c-connectorbUSB-Chdualrdual}sink��2��2�A�d����ports+port@1Tendpoint��Pport+endpoint@0T��Oadv7533@39[okay adi,adv7533T9�ports+port@0Tport@1Ti2c@fdf0c000snps,designware-i2cT��� �Q+,��7 <xCdefaultQ ! [disabledi2c@fdf0b000snps,designware-i2cT�� �:+,��6 <`CdefaultQ"#[okaybLS-I2C1serial@fdf02000arm,pl011arm,primecellT��  �J�h uartclkapb_pclkCdefaultQ$% [disabledserial@fdf00000arm,pl011arm,primecellT�� �K�rxtx�&&�99 uartclkapb_pclkCdefaultQ'( [disabledserial@fdf03000arm,pl011arm,primecellT��0 �L�rxtx�&&�: uartclkapb_pclkCdefaultQ)* [disabledserial@ffd74000arm,pl011arm,primecellT��@ �r� uartclkapb_pclkCdefaultQ+,[okay bLS-UART0serial@fdf01000arm,pl011arm,primecellT�� �M�rxtx�&&�;; uartclkapb_pclkCdefaultQ-.[okaybluetooth ti,wl1837-st �/�-��serial@fdf05000arm,pl011arm,primecellT��P �N�rxtx�&& �<< uartclkapb_pclkCdefaultQ01 [disabledserial@fff32000arm,pl011arm,primecellT��  �O�  uartclkapb_pclkCdefaultQ23[okay bLS-UART1dma@fdf30000hisilicon,k3-dma-1.0T��� �� ���>. 9hi3660_dma�&dma-controller@e804b000hisilicon,hisi-pcm-asp-dma-1.0T���  �� Basp_dma_irqrtc@fff04000arm,pl031arm,primecellT��@ �.�  apb_pclkgpio@e8a0b000arm,pl061arm,primecellT蠰 �TRbn4���  apb_pclkLzTP901[PMU0_SSI][PMU1_SSI][PMU2_SSI][PMU0_CLKOUT][JTAG_TCK][JTAG_TMS]gpio@e8a0c000arm,pl061arm,primecellT�� �URbn4���   apb_pclkCz[JTAG_TRST_N][JTAG_TDI][JTAG_TDO]NCNC[I2C3_SCL][I2C3_SDA]NCgpio@e8a0d000arm,pl061arm,primecellT�� �VRbn4���!  apb_pclkGzNCNCNCGPIO-JGPIO_020_HDMI_SELGPIO-LGPIO_022_UFSBUCK_INT_NGPIO-Ggpio@e8a0e000arm,pl061arm,primecellT�� �WRbn4���"  apb_pclkJz[CSI0_MCLK][CSI1_MCLK]NC[I2C2_SCL][I2C2_SDA][I2C3_SCL][I2C3_SDA]NCgpio@e8a0f000arm,pl061arm,primecellT�� �XRbn4���#  apb_pclkAzNCNCPWR_BTN_NGPIO_035_PMU2_ENGPIO_036_USB_HUB_RESETNCNCNC�vgpio@e8a10000arm,pl061arm,primecellT� �YRbn4&���$  apb_pclkQzGPIO-HGPIO_041_HDMI_PDTP904TP905NCNCGPIO_046_HUB_VDD33_ENGPIO_047_PMU1_ENgpio@e8a11000arm,pl061arm,primecellT� �ZRbn4.���%  apb_pclkAzNCNCNCGPIO_051_WIFI_ENGPIO-I[SD_DAT1][SD_DAT2][UART1_RXD]�xgpio@e8a12000arm,pl061arm,primecellT�  �[Rbn46���&  apb_pclkyz[UART1_TXD][UART0_CTS][UART0_RTS][UART0_RXD][UART0_TXD][SOC_BT_UART4_CTS_N][SOC_BT_UART4_RTS_N][SOC_BT_UART4_RXD]gpio@e8a13000arm,pl061arm,primecellT�0 �\Rbn4>���'  apb_pclk?z[SOC_BT_UART4_TXD]NC[PMU_HKADC_SSI]NCGPIO_068_SELNCNCNCgpio@e8a14000arm,pl061arm,primecellT�@ �]Rbn4F���(  apb_pclkzNCNCNCGPIO-KNCNCNCNCgpio@e8a15000arm,pl061arm,primecellT�P �^Rbn4N���)  apb_pclkzNCNCNCNCNCNCNCNCgpio@e8a16000arm,pl061arm,primecellT�` �_Rbn4V���*  apb_pclk$zNC[PCIE_PERST_N]NCNCNCNCNCNC�?gpio@e8a17000arm,pl061arm,primecellT�p �`Rb n4^4e���+  apb_pclkzNCNCNCNCgpio@e8a18000arm,pl061arm,primecellT血 �aRbn4f���,  apb_pclkzNCNCNCNCNCNCNCNCgpio@e8a19000arm,pl061arm,primecellT衐 �bRbn4n���-  apb_pclkzNCNCNCNCNCNCNCNCgpio@e8a1a000arm,pl061arm,primecellT衠 �cRbn4v���.  apb_pclk'zNCNCNCNCNCNCGPIO_126_BT_ENTP902�/gpio@e8a1b000arm,pl061arm,primecellT衰 �dRb���/  apb_pclkzgpio@e8a1c000arm,pl061arm,primecellT�� �eRb���0  apb_pclkzgpio@ff3b4000arm,pl061arm,primecellT�;@ �fRbn5���1  apb_pclkmz[UFS_REF_CLK][UFS_RST_N][SPI1_SCLK][SPI1_DIN][SPI1_DOUT][SPI1_CS]GPIO_150_USER_LED1GPIO_151_USER_LED2�>gpio@ff3b5000arm,pl061arm,primecellT�;P �gRbn5���2  apb_pclkzNCNCNCNCgpio@e8a1f000arm,pl061arm,primecellT�� �hRbn6���3  apb_pclk@z[SD_CLK][SD_CMD][SD_DATA0][SD_DATA1][SD_DATA2][SD_DATA3]gpio@e8a20000arm,pl061arm,primecellT� �iRb��n7�4  apb_pclk^z[WL_SDIO_CLK][WL_SDIO_CMD][WL_SDIO_DATA0][WL_SDIO_DATA1][WL_SDIO_DATA2][WL_SDIO_DATA3]gpio@fff0b000arm,pl061arm,primecellT�� �jRbn8���9  apb_pclkdz[GPIO_176_PMU_PWR_HOLD]NA[SYSCLK_EN]GPIO_179_WL_WAKEUP_APGPIO_180_HDMI_INTNAGPIO-F[I2C0_SCL]�Jgpio@fff0c000arm,pl061arm,primecellT��� �kRbn8���9  apb_pclk^z[I2C0_SDA][I2C1_SCL][I2C1_SDA][I2C1_SCL][I2C1_SDA]GPIO_189_USER_LED3GPIO_190_USER_LED4�wgpio@fff0d000arm,pl061arm,primecellT��� �lRbn8 ���9  apb_pclktz[PCM_DI][PCM_DO][PCM_CLK][PCM_FS][GPIO_196_I2S2_DI][GPIO_197_I2S2_DO][GPIO_198_I2S2_XCLK][GPIO_199_I2S2_XFS]gpio@fff0e000arm,pl061arm,primecellT��� �mRb n88���9  apb_pclkzzNCNCGPIO_202_VBUS_TYPECGPIO_203_SD_DETGPIO_204_PMU12_IRQ_NGPIO_205_WIFI_ACTIVEGPIO_206_USBSW_SELGPIO_207_BT_ACTIVE�@gpio@fff0f000arm,pl061arm,primecellT��� �nRbn8���9  apb_pclkLzGPIO-AGPIO-BGPIO-CGPIO-DGPIO-E[PCIE_CLKREQ_N][PCIE_WAKE_N][SPI0_CLK]gpio@fff10000arm,pl061arm,primecellT�� �oRbn8$���9  apb_pclkBz[SPI0_DIN][SPI0_DOUT][SPI0_CS]GPIO_219_CC_INTNCNC[PMU_INT]�gpio@fff1d000arm,pl061arm,primecellT��� ��Rb���9  apb_pclkzspi@ffd68000arm,pl022arm,primecellT�ր+ �t� sspclkapb_pclkCdefaultQ:;� �[okaybLS-SPI0spi@ff3b3000arm,pl022arm,primecellT�;0+ �8�55 sspclkapb_pclkCdefaultQ<=� �>[okaybHS-SPI1pcie@f4000000hisilicon,kirin960-pcie@T��?���� �dbiapbphyconfig��+Hpci���� �Bmsi����(�RSQP: pcie_phy_refpcie_auxpcie_apb_phypcie_apb_syspcie_aclk �?ufs@ff3b0000#hisilicon,hi3660-ufsjedec,ufs-1.1 T�;�;  ��fe ref_clkphy_clk� <� �rstdwmmc1@ff37f000hisilicon,hi3660-dw-mshcT�7�+ ���K ciubiu,0� <��reset�9�[okay-7HUbo} �@Cdefault QABC�D�Edwmmc2@ff3ff000hisilicon,hi3660-dw-mshcT�?�+ ���L ciubiu <��reset�[okay-���Cdefault QFGH�Iwlcore@2 ti,wl1837T J�watchdog@e8a06000arm,sp805arm,primecellT�` �,�   wdog_clkapb_pclkwatchdog@e8a07000arm,sp805arm,primecellT�p �-�   wdog_clkapb_pclktsensor@fff30000hisilicon,hi3660-tsensorT�� ����Kthermal-zonescls0-thermal���d�!Ktripstrip-point01��=�Opassivetrip-point11$�=�Opassive�Lcooling-mapsmap0HLM0Z��������������������������������map1HLM0Z������������������������ ��������usb3_otg_bc@ff200000sysconsimple-mfdT� usb-phyhisilicon,hi3660-usb-phyit�M�$f��Nusb@ff100000 snps,dwc3T��I refbus_early�I� �C@0<��������N �usb3-phy�otg �super-speed utmi4Kd}�����hostport+endpoint@0T�O�endpoint@1T�P�etm@ecc40000"arm,coresight-etm4xarm,primecellT���  apb_pclkDout-portsportendpoint�Q�Vetm@ecd40000"arm,coresight-etm4xarm,primecellT���  apb_pclkDout-portsportendpoint�R�Wetm@ece40000"arm,coresight-etm4xarm,primecellT���  apb_pclkDout-portsportendpoint�S�Xetm@ecf40000"arm,coresight-etm4xarm,primecellT���  apb_pclkDout-portsportendpoint�T�Yfunnel@ec801000+arm,coresight-dynamic-funnelarm,primecellT��  apb_pclkout-portsportendpoint�U�Zin-ports+port@0Tendpoint�V�Qport@1Tendpoint�W�Rport@2Tendpoint�X�Sport@3Tendpoint�Y�Tetf@ec802000 arm,coresight-tmcarm,primecellT� �  apb_pclkin-portsportendpoint�Z�Uout-portsportendpoint�[�hetm@ed440000"arm,coresight-etm4xarm,primecellT�D�  apb_pclkDout-portsportendpoint�\�aetm@ed540000"arm,coresight-etm4xarm,primecellT�T�  apb_pclkDout-portsportendpoint�]�betm@ed640000"arm,coresight-etm4xarm,primecellT�d�  apb_pclkDout-portsportendpoint�^�cetm@ed740000"arm,coresight-etm4xarm,primecellT�t�  apb_pclkD out-portsportendpoint�_�dfunnel@ed001000+arm,coresight-dynamic-funnelarm,primecellT��  apb_pclkout-portsportendpoint�`�ein-ports+port@0Tendpoint�a�\port@1Tendpoint�b�]port@2Tendpoint�c�^port@3Tendpoint�d�_etf@ed002000 arm,coresight-tmcarm,primecellT� �  apb_pclkin-portsportendpoint�e�`out-portsportendpoint�f�ifunnelarm,coresight-static-funnel�  apb_pclkout-portsportendpoint�g�kin-ports+port@0Tendpoint�h�[port@1Tendpoint�i�ffunnel@ec031000+arm,coresight-dynamic-funnelarm,primecellT��  apb_pclkout-portsportendpoint�j�lin-ports+port@0Tendpoint�k�getf@ec036000 arm,coresight-tmcarm,primecellT�`�  apb_pclkin-portsportendpoint�l�jout-portsportendpoint�m�nreplicator arm,coresight-static-replicator�  apb_pclkin-portsportendpoint�n�mout-ports+port@0Tendpoint�o�qport@1Tendpoint�p�retr@ec033000 arm,coresight-tmcarm,primecellT�0�  apb_pclkin-portsportendpoint�q�otpiu@ec032000!arm,coresight-tpiuarm,primecellT� �  apb_pclkin-portsportendpoint�r�pgpio-range�spinmux@e896c000pinctrl-singleT���#2D b sst�4pmu-pins � csi0-pwd-n-pins�Dcsi1-pwd-n-pins�Lisp0-pins�Xdhisp1-pins�\lppwr-key-pins���ti2c3-pins�,0� i2c4-pins���pcie-perstn-pins�\usbhub5734-pins� uart0-pins����$uart1-pins ������'uart2-pins ������)uart3-pins ������+uart4-pins ������-uart5-pins ������0uart6-pins ������2cam0-rst-pins��cam1-rst-pins�$pinmux@ff37e000pinctrl-singleT�7�2#D bs�6sd-pins0� �Apinmux@ff3b6000pinctrl-singleT�;`0#2D bs �5ufs-pins�spi3-pins � �<pinmux@ff3fd000pinctrl-singleT�?�#2D bs�7sdio-pins0� �Fpinmux@fff11000pinctrl-singleT���#2D bs*�8i2s2-pins �DHLPslimbus-pins�,0i2c0-pins��i2c1-pins� �i2c7-pins�$(�"pcie-pins���spi2-pins ������:i2s0-pins �48<@pinmux@e896c800pinconf-singleT��#D pmu-cfg-pins � ��� �i2c3-cfg-pins�8<�����!csi0-pwd-n-cfg-pins�P����csi1-pwd-n-cfg-pins�X����isp0-cfg-pins�dpt����isp1-cfg-pins�hx|����pwr-key-cfg-pins�������uuart1-cfg-pins ����������(uart2-cfg-pins ����������*uart5-cfg-pins ����������1cam0-rst-cfg-pins������uart0-cfg-pins��������%uart6-cfg-pins ����������3uart3-cfg-pins ����������,uart4-cfg-pins ��������.cam1-rst-cfg-pins�0����pinmux@ff3b6800pinconf-singleT�;h#D ufs-cfg-pins����0�spi3-cfg-pins � ��� ��=pinmux@ff3fd800pinconf-singleT�?�#D sdio-clk-cfg-pins�������Gsdio-cfg-pins(� ������Hpinmux@ff37e800pinconf-singleT�7�#D sd-clk-cfg-pins�������Bsd-cfg-pins(� ������Cpinmux@fff11800pinconf-singleT���#D i2c0-cfg-pins� �����i2c1-cfg-pins�$(�����i2c7-cfg-pins�,0�����#slimbus-cfg-pins�48����i2s0-cfg-pins �@DHL����i2s2-cfg-pins �PTX\����pcie-cfg-pins�������spi2-cfg-pins �������� ��;usb-cfg-pins�������aliases/soc/dwmmc1@ff37f000 /soc/dwmmc2@ff3ff000/soc/serial@fdf02000/soc/serial@fdf00000/soc/serial@fdf03000'/soc/serial@ffd74000//soc/serial@fdf010007/soc/serial@fdf05000?/soc/serial@fff32000chosenGserial6:115200n8memory@0HmemoryTreserved-memory+�ramoops@32000000ramoopsT2S_lreboot-mode-syscon@32100000sysconsimple-mfdT2reboot-modesyscon-reboot-modexwfU�wfU�wfUkeys gpio-keysCdefaultQtukey-power� �v bGPIO Power�tleds gpio-ledsled-user-1 bgreen:user1 �> �heartbeatled-user-2 bgreen:user2 �>�noneled-user-3 bgreen:user3 �w�mmc0led-user-4 bgreen:user4 �w��noneled-wlan byellow:wlan �@�phy0tx�offled-btbblue:bt �@ �hci0-power�offpmic@fff34000hisilicon,hi6421v530-pmicT��@��regulatorsLDO3 �VOUT3_1V85 w@ !�� 5xLDO9�VOUT9_1V8_2V95 �� 2Z� 5��ELDO11�VOUT11_1V8_2V95 �� 2Z� 5�LDO15 �VOUT15_3V0 �� -�� Q c 5xLDO16 �VOUT16_2V95 �� -�� 5h�Dwlan-en-1-8vregulator-fixed�wlan-en-regulator w@ w@ wx |p ��Ifirmwareopteelinaro,optee-tz=smc compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodnext-level-cachecpu-idle-statescapacity-dmips-mhzclocksoperating-points-v2#cooling-cellsdynamic-power-coefficientphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-ns#interrupt-cellsinterrupt-controllerinterruptsinterrupt-affinityranges#clock-cells#reset-cellshisi,rst-syscon#mbox-cellsmboxesclock-namesclock-frequencyresetspinctrl-namespinctrl-0statuslabeldata-rolepower-roletry-power-rolesource-pdossink-pdosop-sink-microwattremote-endpointadi,dsi-lanesdma-namesdmasenable-gpiosmax-speed#dma-cellsdma-channelsdma-requestsdma-channel-maskdma-no-ccidma-typeinterrupt-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namesnum-cscs-gpiosreg-namesbus-rangenum-lanesinterrupt-map-maskinterrupt-mapreset-gpiosfreq-table-hzreset-nameshisilicon,peripheral-sysconcard-detect-delaybus-widthcap-sd-highspeedsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104disable-wpcd-gpiosvmmc-supplyvqmmc-supplynon-removablebroken-cdcap-power-off-card#thermal-sensor-cellspolling-delaypolling-delay-passivesustainable-powerthermal-sensorstemperaturehysteresistripcontributioncooling-device#phy-cellshisilicon,pericrg-sysconhisilicon,pctrl-sysconhisilicon,eye-diagram-paramassigned-clocksassigned-clock-ratesphysphy-namesdr_modemaximum-speedphy_typesnps,dis-del-phy-power-chg-quirksnps,lfps_filter_quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirksnps,tx_de_emphasis_quirksnps,tx_de_emphasissnps,dis_enblslpm_quirksnps,gctl-reset-quirkusb-role-switchrole-switch-default-mode#pinctrl-single,gpio-range-cells#pinctrl-cells#gpio-range-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,gpio-rangepinctrl-single,pinspinctrl-single,bias-pulldownpinctrl-single,bias-pulluppinctrl-single,drive-strengthmshc1mshc2serial0serial1serial2serial3serial4serial5serial6stdout-pathrecord-sizeconsole-sizeftrace-sizeoffsetmode-normalmode-bootloadermode-recoverywakeup-sourcelinux,codelinux,default-triggerpanic-indicatordefault-stateregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-boot-onregulator-always-ongpiostartup-delay-usenable-active-high