� ����8�x(i�@(hisilicon,hi6220-hikeyhisilicon,hi6220 +7HiKey Development Boardpsci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D idle-statesHpscicpu-sleeparm,idle-stateUf}������ cluster-sleeparm,idle-stateUf}���� ����cpu@0arm,cortex-a53�cpu��psci� � �  #27�cpu@1arm,cortex-a53�cpu��psci� � �  #27�cpu@2arm,cortex-a53�cpu��psci� � �  #27�cpu@3arm,cortex-a53�cpu��psci� � �  #27�cpu@100arm,cortex-a53�cpu��psci�� �  #27�cpu@101arm,cortex-a53�cpu��psci�� �  #27�cpu@102arm,cortex-a53�cpu��psci�� �  #27�cpu@103arm,cortex-a53�cpu��psci�� �  #27� l2-cache0cacheLX� l2-cache1cacheLX�opp-table-0operating-points-v2f� opp00q e�xހ�� opp01q��xހ�� opp02q+s�@x���� opp03q98px`�� opp04qG��xKP�� interrupt-controller@f6801000 arm,gic-400@����� ��@ ��` �� � ��timerarm,armv8-timer 0� �� � �soc simple-bus+�sram@fff80000!hisilicon,hi6220-sramctrlsyscon��� �ao_ctrl@f7800000hisilicon,hi6220-aoctrlsyscon��� ���sys_ctrl@f7030000 hisilicon,hi6220-sysctrlsyscon�� ���media_ctrl@f4410000"hisilicon,hi6220-mediactrlsyscon��A���Tpm_ctrl@f7032000hisilicon,hi6220-pmctrlsyscon�� �acpu_sctrl@f6504000#hisilicon,hi6220-acpu-sctrlsyscon��P@��Xmedianoc_ade@f4520000syscon��R@�Sstub_clockhisilicon,hi6220-stub-clk��mbox-tx � serial@f8015000arm,pl011arm,primecell��P �$�$$uartclkapb_pclkserial@f7111000arm,pl011arm,primecell�� �%�uartclkapb_pclk!default /9 >rxtxHokayO)_�рbluetooth ti,wl1835-st t� ext_clockserial@f7112000arm,pl011arm,primecell��  �&�uartclkapb_pclk!default/Hokay �LS-UART0serial@f7113000arm,pl011arm,primecell��0 �'�uartclkapb_pclk!default/Hokay �LS-UART1serial@f7114000arm,pl011arm,primecell��@ �(�uartclkapb_pclk!default/ Hdisableddma@f7370000hisilicon,k3-dma-1.0��7���  �T� � �hi6220_dmaHokay�timer@f8008000arm,sp804arm,primecell�����timer1timer2apb_pclkrtc@f8003000arm,pl031arm,primecell��0 � �% apb_pclkrtc@f8004000arm,pl031arm,primecell��@ ��& apb_pclkpinmux@f7010000pinctrl-single��|+��� �p P X ` h p x       ! + 0 8 J z ~  � � �!default/!"#$%�,gpio-range6� boot-sel-pinsW�!emmc-pinsPW  $�;sd-pins0W  �@sd-idle-pins0W  �Csdio-pins0W(,048<�Hsdio-idle-pins0W(,048<�Kisp-pins�W$(,048<@DHLPTX\`hkadc-ssi-pinsWh�"codec-clk-pinsWl�#codec-pins Wptx|fm-pins W����bt-pins W����pwm-in-pinsW��$bl-pwm-pinsW��%uart0-pinsW��uart1-pins W�����uart2-pins W�����uart3-pins W�����uart4-pins W�����uart5-pinsW��i2c0-pinsW���0i2c1-pinsW���2i2c2-pinsW���4spi0-pins W�����-pinmux@f7010800pinconf-single���+�� !default/&'()*boot-sel-cfg-pinsWk��p�&hkadc-ssi-cfg-pinsWlk��p�'emmc-clk-cfg-pinsWk�� p�<emmc-cfg-pinsHW  $(k��p�=emmc-rst-cfg-pinsW,k��p�>sd-clk-cfg-pinsW k��0p�Asd-clk-cfg-idle-pinsW k��p�Dsd-cfg-pins(W k�� p�Bsd-cfg-idle-pins(W k��p�Esdio-clk-cfg-pinsW4k�� p�Isdio-clk-cfg-idle-pinsW4k��p�Lsdio-cfg-pins(W8<@DHk��p�Jsdio-cfg-idle-pins(W8<@DHk��p�Misp-cfg-func1-pinsxW(,048<@DHLPX\`dk��pisp-cfg-idle1-pinsW48k��pisp-cfg-func2-pinsWTk��pcodec-clk-cfg-pinsWpk��p�(codec-clk-cfg-idle-pinsWpk��pcodec-cfg-func1-pinsWtk��pcodec-cfg-func2-pinsWx|�k��pcodec-cfg-idle2-pinsWx|�k��pfm-cfg-pins W����k��pbt-cfg-pins W����k��pbt-cfg-idle-pins W����k��ppwm-in-cfg-pinsW�k��p�)bl-pwm-cfg-pinsW�k��p�*uart0-cfg-func1-pinsW�k��puart0-cfg-func2-pinsW�k��puart1-cfg-func1-pinsW��k��p�uart1-cfg-func2-pinsW��k��p�uart2-cfg-pins W����k��p�uart3-cfg-pins W����k��p�uart4-cfg-pins W����k��p�uart5-cfg-pinsW��k��pi2c0-cfg-pinsW��k��p�1i2c1-cfg-pinsW��k��p�3i2c2-cfg-pinsW�k��p�5spi0-cfg-pins W����k��p�.pinmux@f8001800pinconf-single��x+�� !default/+rstout-n-cfg-pinsWk��p�+pmu-peri-en-cfg-pinsWk��psysclk0-en-cfg-pinsWk��pjtag-tdo-cfg-pinsW k�� prf-reset-cfg-pinsWptk��pgpio@f8011000arm,pl061arm,primecell�� �4����� apb_pclkO�PWR_HOLDDSI_SELUSB_HUB_RESET_NUSB_SELHDMI_PDWL_REG_ONPWRON_DET5V_HUB_EN�6gpio@f8012000arm,pl061arm,primecell��  �5����� apb_pclk:�SD_DETHDMI_INTPMU_IRQ_NWL_HOST_WAKENCNCNCBT_REG_ON�gpio@f8013000arm,pl061arm,primecell��0 �6����� apb_pclkB�GPIO-AGPIO-BGPIO-CGPIO-DGPIO-EUSB_ID_DETUSB_VBUS_DETGPIO-Hgpio@f8014000arm,pl061arm,primecell��@ �7���,P��� apb_pclk%�GPIO3_0NCNCNCWLAN_ACTIVENCNC�}gpio@f7020000arm,pl061arm,primecell�� �8���,X��� apb_pclk?�USER_LED1USER_LED2USER_LED3USER_LED4SD_SELNCNCBT_ACTIVE�|gpio@f7021000arm,pl061arm,primecell�� �9���,`��� apb_pclk?�NCNC[UART1_RxD][UART1_TxD][AUX_SSI1]NC[PCM_CLK][PCM_FS]gpio@f7022000arm,pl061arm,primecell��  �:���,h��� apb_pclk=�[SPI0_DIN][SPI0_DOUT][SPI0_CS][SPI0_SCLK]NCNCNCGPIO-G�/gpio@f7023000arm,pl061arm,primecell��0 �;���,p��� apb_pclk$�NCNCNCNC[PCM_DI][PCM_DO]NCNCgpio@f7024000arm,pl061arm,primecell��@ �<�� �,x,��� apb_pclk�NC[CEC_CLK_19_2MHZ]NCgpio@f7025000arm,pl061arm,primecell��P �=���,��� apb_pclk'�GPIO-JGPIO-LNCNCNCNC[ISP_CCLK0]gpio@f7026000arm,pl061arm,primecell��` �>�� �,,��� apb_pclk?�BOOT_SEL[ISP_CCLK1]GPIO-IGPIO-KNCNC[I2C2_SDA][I2C2_SCL]gpio@f7027000arm,pl061arm,primecell��p �?�� �,,��� apb_pclk"�[I2C3_SDA][I2C3_SCL]NCNCNCgpio@f7028000arm,pl061arm,primecell��� �@�� �,!,+��� apb_pclk8�[BT_PCM_XFS][BT_PCM_DI][BT_PCM_DO]NCNCNCNCGPIO-Fgpio@f7029000arm,pl061arm,primecell��� �A���,0��� apb_pclkh�[UART0_RX][UART0_TX][BT_UART1_CTS][BT_UART1_RTS][BT_UART1_RX][BT_UART1_TX][UART0_CTS][UART0_RTS]gpio@f702a000arm,pl061arm,primecell��� �B���,8��� apb_pclkZ�[UART0_RxD][UART0_TxD][I2C0_SCL][I2C0_SDA][I2C1_SCL][I2C1_SDA][I2C2_SCL][I2C2_SDA]gpio@f702b000arm,pl061arm,primecell��� �C��0�,J,z,~��� apb_pclk �NCgpio@f702c000arm,pl061arm,primecell��� �D���,��� apb_pclkgpio@f702d000arm,pl061arm,primecell��� �E���,���� apb_pclkgpio@f702e000arm,pl061arm,primecell��� �F���,���� apb_pclkgpio@f702f000arm,pl061arm,primecell��� �G���,���� apb_pclkspi@f7106000arm,pl022arm,primecell��` �2��sspclkapb_pclk!default/-.  /Hokayi2c@f7100000snps,designware-i2c�� �,� ,!default/01Hokayi2c@f7101000snps,designware-i2c��� �-,!default/23Hokayi2c@f7102000snps,designware-i2c�� � �.,!default/45Hokay+adv7533@39 adi,adv7533�9 � 069Gports+port@0endpointX7�Wport@2�endpointX8�Pusbphyhisilicon,hi6220-usb-phyhs9~�:usb@f72c0000hisilicon,hi6220-usb��,�: �usb2-phy�otg�otg���<��������� �Mmailbox@f7510000hisilicon,hi6220-mbox ��Q�� �^��dwmmc0@f723d000hisilicon,hi6220-dw-mshc��#� �H�ciubiu��reset!default/;<=> *?dwmmc1@f723e000hisilicon,hi6220-dw-mshc~��#� �I+�ciubiu��reset !defaultidle /@AB 6CDE@�Rcp}�F*G � �dwmmc2@f723f000hisilicon,hi6220-dw-mshc��#� �J�ciubiu��reset !defaultidle /HIJ 6KLM �*N�O+wlcore@2 ti,wl1835� �watchdog@f8005000arm,sp805arm,primecell��P � �wdog_clkapb_pclktsensor@0,f7030700hisilicon,tsensor�� �� thermal_clk��Qi2s@f7118000hisilicon,hi6210-i2s���� �{� 8dacodeci2s-base9>rxtx�Gportsport@0�~endpointXP�i2s�8thermal-zonescls0-thermal�d' �9Qtripstrip-point0I��U�passivetrip-point1I$�U�passive�Rcooling-mapsmap0`R`e�������������������������������������������������������� ��������ade@f4100000hisilicon,hi6220-ade��x tade_base~S�T �s�TTT(clk_ade_coreclk_codec_jpegclk_ade_pixOTT_u**��HokayportendpointXU�Vdsi@f4107800hisilicon,hi6220-dsi��x�TpclkHokayports+port@0�endpointXV�Uport@1�endpoint@0XW�7debug@f6590000&arm,coresight-cpu-debugarm,primecell��Y�; apb_pclkDdebug@f6592000&arm,coresight-cpu-debugarm,primecell��Y �; apb_pclkDdebug@f6594000&arm,coresight-cpu-debugarm,primecell��Y@�; apb_pclkDdebug@f6596000&arm,coresight-cpu-debugarm,primecell��Y`�; apb_pclkDdebug@f65d0000&arm,coresight-cpu-debugarm,primecell��]�; apb_pclkDdebug@f65d2000&arm,coresight-cpu-debugarm,primecell��] �; apb_pclkDdebug@f65d4000&arm,coresight-cpu-debugarm,primecell��]@�; apb_pclkDdebug@f65d6000&arm,coresight-cpu-debugarm,primecell��]`�; apb_pclkD gpu@f4080000#hisilicon,hi6220-maliarm,mali-450�� ��~~~~~~~~~~~8�gpgpmmupppp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu3�TT buscoreOTT_�e�D�ao_g3dmedia_g3d�Tfunnel@f6401000+arm,coresight-dynamic-funnelarm,primecell��@�X apb_pclkout-portsportendpointXY�[in-portsportendpointXZ�betf@f6402000 arm,coresight-tmcarm,primecell��@ �X apb_pclkin-portsportendpointX[�Yout-portsportendpointX\�]replicator arm,coresight-static-replicator�X apb_pclkin-portsportendpointX]�\out-ports+port@0�endpointX^�`port@1�endpointX_�aetr@f6404000 arm,coresight-tmcarm,primecell��@@�X apb_pclkin-portsportendpointX`�^tpiu@f6405000!arm,coresight-tpiuarm,primecell��@P�X apb_pclkin-portsportendpointXa�_funnel@f6501000+arm,coresight-dynamic-funnelarm,primecell��P�X apb_pclkout-portsportendpointXb�Zin-ports+port@0�endpointXc�kport@1�endpointXd�lport@2�endpointXe�mport@3�endpointXf�nport@4�endpointXg�oport@5�endpointXh�pport@6�endpointXi�qport@7�endpointXj�retm@f659c000"arm,coresight-etm4xarm,primecell��Y��X apb_pclkD�sout-portsportendpointXk�cetm@f659d000"arm,coresight-etm4xarm,primecell��Y��X apb_pclkD�tout-portsportendpointXl�detm@f659e000"arm,coresight-etm4xarm,primecell��Y��X apb_pclkD�uout-portsportendpointXm�eetm@f659f000"arm,coresight-etm4xarm,primecell��Y��X apb_pclkD�vout-portsportendpointXn�fetm@f65dc000"arm,coresight-etm4xarm,primecell��]��X apb_pclkD�wout-portsportendpointXo�getm@f65dd000"arm,coresight-etm4xarm,primecell��]��X apb_pclkD�xout-portsportendpointXp�hetm@f65de000"arm,coresight-etm4xarm,primecell��]��X apb_pclkD�yout-portsportendpointXq�ietm@f65df000"arm,coresight-etm4xarm,primecell��]��X apb_pclkD �zout-portsportendpointXr�jcti@f6403000 arm,coresight-ctiarm,primecell��@0�X apb_pclkcti@f6598000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecell��Y��X apb_pclkD�scti@f6599000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecell��Y��X apb_pclkD�tcti@f659a000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecell��Y��X apb_pclkD�ucti@f659b000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecell��Y��X apb_pclkD�vcti@f65d8000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecell��]��X apb_pclkD�wcti@f65d9000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecell��]��X apb_pclkD�xcti@f65da000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecell��]��X apb_pclkD�ycti@f65db000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecell��]��X apb_pclkD �zaliases�/soc/serial@f8015000�/soc/serial@f7111000�/soc/serial@f7112000�/soc/serial@f7113000chosen�serial3:115200n8memory@0�memory`���� ���`�A�"reserved-memory+�ramoops@21f00000ramoops�!���linux,cmashared-dma-pool�reboot-mode-syscon@5f01000sysconsimple-mfd��reboot-modesyscon-reboot-mode-4wfU@wfUPwfUregulator@0regulator-fixed^SYS_5VmLK@�LK@���{regulator@1regulator-fixed^VDD_3V3m2Z��2Z����{�Nregulator@2regulator-fixed^5V_HUBmLK@�LK@� �6��{�9wl1835-pwrseqmmc-pwrseq-simple �6� ext_clock� � �Oleds gpio-ledsled-user-1 �green:user1 {|  heartbeatled-user-2 �green:user2 {| mmc0led-user-3 �green:user3 {| mmc1led-user-4 �green:user4 {| noneled-wlan �yellow:wlan {} phy0tx/offled-bt�blue:bt {|  hci0-power/offpmic@f8000000hisilicon,hi655x-pmic����� =�regulatorsLDO2 ^LDO2_2V8m&%��0�HxLDO7 ^LDO7_SDIOmw@�2Z�Hx�FLDO10 ^LDO10_2V85mw@�-��Hh�GLDO13 ^LDO13_1V8mj��0HxLDO14 ^LDO14_2V8m&%��0�HxLDO15 ^LDO15_1V8mj��0��HxLDO17 ^LDO17_2V5m&%��0�HxLDO19 ^LDO19_3V0mw@�-��Hh�?LDO21 ^LDO21_1V8m-P����HxLDO22 ^LDO22_1V2m ���O���Hxfirmwareopteelinaro,optee-tz=smcsound_cardaudio-graph-cardd~ compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpuentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usphandlewakeup-latency-usdevice_typeregenable-methodnext-level-cacheclocksoperating-points-v2cpu-idle-states#cooling-cellsdynamic-power-coefficientcache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-ns#interrupt-cellsinterrupt-controllerinterruptsranges#clock-cells#reset-cellshisilicon,hi6220-clk-srammbox-namesmboxesclock-namespinctrl-namespinctrl-0dmasdma-namesstatusassigned-clocksassigned-clock-ratesenable-gpioslabel#dma-cellsdma-channelsdma-requestsdma-no-ccidma-type#pinctrl-cells#gpio-range-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,gpio-range#pinctrl-single,gpio-range-cellspinctrl-single,pinspinctrl-single,bias-pulldownpinctrl-single,bias-pulluppinctrl-single,drive-strengthgpio-controller#gpio-cellsgpio-line-namesgpio-rangesbus-idenable-dmanum-cscs-gpiosi2c-sda-hold-time-nspd-gpiosadi,dsi-lanes#sound-dai-cellsremote-endpoint#phy-cellsphy-supplyhisilicon,peripheral-sysconphysphy-namesdr_modeg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-size#mbox-cellsresetsreset-namescap-mmc-highspeednon-removablebus-widthvmmc-supplypinctrl-1card-detect-delaycap-sd-highspeedsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50vqmmc-supplydisable-wpcd-gpioscap-power-off-cardmmc-pwrseq#thermal-sensor-cellshisilicon,sysctrl-syscondai-formatpolling-delaypolling-delay-passivesustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicereg-nameshisilicon,noc-syscondma-coherentinterrupt-namesarm,cs-dev-assocserial0serial1serial2serial3stdout-pathrecord-sizeconsole-sizeftrace-sizereusablelinux,cma-defaultoffsetmode-normalmode-bootloadermode-recoveryregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onvin-supplygpioreset-gpiospost-power-on-delay-mspower-off-delay-uslinux,default-triggerpanic-indicatordefault-statepmic-gpiosregulator-enable-ramp-delaydais