� ��Y8S�(/S�7xlnx,zynqmp-zc1232-revAxlnx,zynqmp-zc1232xlnx,zynqmp &ZynqMP ZC1232 RevAcpus cpu@0arm,cortex-a53,cpu8psciFZ^n �cpu@1arm,cortex-a53,cpu8psciZF^n�cpu@2arm,cortex-a53,cpu8psciZF^n�cpu@3arm,cortex-a53,cpu8psciZF^n� l2-cachecache���idle-states�pscicpu-sleep-0arm,idle-state�@��,�X�'�opp-table-cpuoperating-points-v2�opp00G���!B@/� opp01#�E�!B@/� opp02׃�!B@/� opp03��!B@/� reserved-memory @memory@3ed00000GZ>��memory@3ef00000GZ>��zynqmp_ipiNxlnx,zynqmp-ipi-mailboxY j#u @mailbox@ff9905c0N@Z��� ��� ��� ��� X�local_request_regionlocal_response_regionremote_request_regionremote_response_region�u� dccarm,dcc�okayNpmuarm,armv8-pmuv3Y0j����� psci arm,psci-0.2?smcfirmwarezynqmp-firmwarexlnx,zynqmp-firmware�?smcN�zynqmp-powerNxlnx,zynqmp-powerY j#� �txrxnvmem_firmwarexlnx,zynqmp-nvmem-fw soc_revision@0Zpcapxlnx,zynqmp-pcap-fpga�zynqmp-aesxlnx,zynqmp-aesreset-controllerxlnx,zynqmp-reset��pinctrlxlnx,zynqmp-pinctrl �disabledgpioxlnx,zynqmp-gpio-modepin���clock-controllerNxlnx,zynqmp-clk A pss_ref_clkvideo_clkpss_alt_ref_clkaux_ref_clkgt_crx_ref_clk�timerarm,armv8-timerY0j   fpga-full fpga-region @remoteprocxlnx,zynqmp-r5fss"r5f-0xlnx,zynqmp-r5f4Br5f-1xlnx,zynqmp-r5f4Baxi simple-busN @can@ff060000xlnx,zynq-can-1.0 �disabled  can_clkpclkZ� jYP@^@4/?can@ff070000xlnx,zynq-can-1.0 �disabled  can_clkpclkZ� jYP@^@40@cci@fd6e0000 arm,cci-400 �disabledZ�n�@�n pmu@9000arm,cci-400-pmu,r1Z�PY<j{{{{{dma-controller@fd500000 �disabledxlnx,zynqmp-dma-1.0Z�PY j| clk_mainclk_apblw���4*dma-controller@fd510000 �disabledxlnx,zynqmp-dma-1.0Z�QY j} clk_mainclk_apblw���4*dma-controller@fd520000 �disabledxlnx,zynqmp-dma-1.0Z�RY j~ clk_mainclk_apblw���4*dma-controller@fd530000 �disabledxlnx,zynqmp-dma-1.0Z�SY j clk_mainclk_apblw���4*dma-controller@fd540000 �disabledxlnx,zynqmp-dma-1.0Z�TY j� clk_mainclk_apblw���4*dma-controller@fd550000 �disabledxlnx,zynqmp-dma-1.0Z�UY j� clk_mainclk_apblw���4*dma-controller@fd560000 �disabledxlnx,zynqmp-dma-1.0Z�VY j� clk_mainclk_apblw���4*dma-controller@fd570000 �disabledxlnx,zynqmp-dma-1.0Z�WY j� clk_mainclk_apblw���4*interrupt-controller@f9010000 arm,gic-400�@Z�����Y j �gpu@fd4b0000 �disabledxlnx,zynqmp-maliarm,mali-400Z�KYHj�������gpgpmmupp0ppmmu0pp1ppmmu1  buscore4:dma-controller@ffa80000 �disabledxlnx,zynqmp-dma-1.0Z��Y jM clk_mainclk_apblw@�h4+Ddma-controller@ffa90000 �disabledxlnx,zynqmp-dma-1.0Z��Y jN clk_mainclk_apblw@�i4+Ddma-controller@ffaa0000 �disabledxlnx,zynqmp-dma-1.0Z��Y jO clk_mainclk_apblw@�j4+Ddma-controller@ffab0000 �disabledxlnx,zynqmp-dma-1.0Z��Y jP clk_mainclk_apblw@�k4+Ddma-controller@ffac0000 �disabledxlnx,zynqmp-dma-1.0Z��Y jQ clk_mainclk_apblw@�l4+Ddma-controller@ffad0000 �disabledxlnx,zynqmp-dma-1.0Z��Y jR clk_mainclk_apblw@�m4+Ddma-controller@ffae0000 �disabledxlnx,zynqmp-dma-1.0Z��Y jS clk_mainclk_apblw@�n4+Ddma-controller@ffaf0000 �disabledxlnx,zynqmp-dma-1.0Z��Y jT clk_mainclk_apblw@�o4+Dmemory-controller@fd070000xlnx,zynqmp-ddrc-2.40aZ�Y jpnand-controller@ff100000-xlnx,zynqmp-nand-controllerarasan,nfc-v3p10 �disabledZ� controllerbusY j �r4,<ethernet@ff0b0000xlnx,zynqmp-gemcdns,gem �disabledYj99Z�   pclkhclktx_clkrx_clktsu_clk �t4� �gem0_rst(h-1,�,ethernet@ff0c0000xlnx,zynqmp-gemcdns,gem �disabledYj;;Z�   pclkhclktx_clkrx_clktsu_clk �u4� �gem1_rst(i.2,�,ethernet@ff0d0000xlnx,zynqmp-gemcdns,gem �disabledYj==Z�   pclkhclktx_clkrx_clktsu_clk �v4� �gem2_rst(j/3,�,ethernet@ff0e0000xlnx,zynqmp-gemcdns,gem �disabledYj??Z�  pclkhclktx_clkrx_clktsu_clk �w4 �  �gem3_rst(k04,�,gpio@ff0a0000xlnx,zynqmp-gpio-1.0 �disabled��Y j��Z� 4.i2c@ff020000cdns,i2c-r1p14 �disabledY j��Z� 4%=i2c@ff030000cdns,i2c-r1p14 �disabledY j��Z� 4&>pcie@fd0e0000xlnx,nwl-pcie-2.11 �disabled ��,pciY<jvutsr�miscdummyintxmsi1msi00Z��H��bregpciregcfg8@��C�`-��4;�legacy-interrupt-controller� ��spi@ff0f0000Nxlnx,zynqmp-qspi-1.0�okay  ref_clkpclk jY; Z�� �s4-5flash@0m25p80jedec,spi-nor ZBSdo�phy@fd400000xlnx,zynqmp-psgtr-v1.1 �disabled Z�@�= �serdessiouvrtc@ffa60000xlnx,zynqmp-rtc �disabledZ��Yj �alarmsec��ahci@fd0c0000ceva,ahci-1v84�okayZ� Y j�4� ������@(��JЖ�?��@(�J(��?�mmc@ff160000N#xlnx,zynqmp-8.9aarasan,sdhci-8.9a �disabledY j0Z� clk_xinclk_ahb�p=clk_out_sd0clk_in_sd04'�&6�6mmc@ff170000N#xlnx,zynqmp-8.9aarasan,sdhci-8.9a �disabledY j1Z� clk_xinclk_ahb�q=clk_out_sd1clk_in_sd14(�'7�7iommu@fd800000 arm,mmu-500Z��P �disabled]Y�j������������������spi@ff040000cdns,spi-r1p6 �disabledY jZ�  ref_clkpclk 4#:spi@ff050000cdns,spi-r1p6 �disabledY jZ�  ref_clkpclk 4$;timer@ff110000 cdns,ttc �disabledY$j$%&Z�p 4timer@ff120000 cdns,ttc �disabledY$j'()Z�p 4timer@ff130000 cdns,ttc �disabledY$j*+,Z�p 4timer@ff140000 cdns,ttc �disabledY$j-./Z�p 4serial@ff000000N!xlnx,zynqmp-uartcdns,uart-r1p12�okayY jZ� uart_clkpclk4!8serial@ff010000N!xlnx,zynqmp-uartcdns,uart-r1p12 �disabledY jZ� uart_clkpclk4"9usb@ff9d0000  �disabledxlnx,zynqmp-dwc3Z��4�;=?�usb_crstusb_hibrstusb_apbrst |@usb@fe200000 snps,dwc3Z� Y�hostperipheralotg$jAAE bus_earlyref�`� � "usb@ff9e0000  �disabledxlnx,zynqmp-dwc3Z��4�<>@�usb_crstusb_hibrstusb_apbrst@usb@fe300000 snps,dwc3Z�0Y�hostperipheralotg$jFFJ bus_earlyref�a� �!"watchdog@fd4d0000cdns,wdt-r1p2 �disabledY jqZ�M�<�Kwatchdog@ff150000cdns,wdt-r1p2 �disabledY j4Z�� pams@ffa50000xlnx,zynqmp-ams �disabledY j8Z�� �@��Fams-ps@0xlnx,zynqmp-ams-ps �disabledZams-pl@400xlnx,zynqmp-ams-pl �disabledZ dma-controller@fd4c0000xlnx,zynqmp-dpdma �disabledZ�L jzY axi_clk4)l��display@fd4a0000Nxlnx,zynqmp-dpsub-1.7 �disabled@Z�J�J��J��J��dpblendav_bufaud jwY* dp_apb_clkdp_aud_clkdp_vtc_pixel_clk_in4)��vid0vid1vid2gfx0 �ports port@0Zport@1Zport@2Zport@3Zport@4Zport@5Zpss_ref_clkN fixed-clock���U� video_clkN fixed-clock����� pss_alt_ref_clkN fixed-clock�� gt_crx_ref_clkN fixed-clock�o��aux_ref_clkN fixed-clock�����aliases/axi/serial@ff000000 /dcc/axi/spi@ff0f0000chosen earlycon#serial0:115200n8memory@0,memoryZ� compatible#address-cells#size-cellsmodeldevice_typeenable-methodoperating-points-v2regcpu-idle-statesnext-level-cacheclocksphandlecache-levelcache-unifiedentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsrangesno-mapbootph-allinterrupt-parentinterruptsxlnx,ipi-idreg-names#mbox-cellsstatusinterrupt-affinity#power-domain-cellsmboxesmbox-names#reset-cellsgpio-controller#gpio-cells#clock-cellsclock-namesfpga-mgrxlnx,cluster-modepower-domainsmemory-regiontx-fifo-depthrx-fifo-depth#dma-cellsxlnx,bus-widthiommus#interrupt-cellsinterrupt-controllerinterrupt-namesresetsreset-namesassigned-clocksclock-frequencymsi-controllermsi-parentbus-rangeinterrupt-map-maskinterrupt-mapnum-csspi-tx-bus-widthspi-rx-bus-widthspi-max-frequency#phy-cellscalibrationceva,p0-cominit-paramsceva,p0-comwake-paramsceva,p0-burst-paramsceva,p0-retry-paramsceva,p1-cominit-paramsceva,p1-comwake-paramsceva,p1-burst-paramsceva,p1-retry-paramsclock-output-names#iommu-cells#global-interruptstimer-widthreset-gpiossnps,quirk-frame-length-adjustmentsnps,resume-hs-terminationstimeout-secreset-on-timeout#io-channel-cellsdma-namesdmasserial0serial1spi0bootargsstdout-path