8@(r1google,hayato-rev1google,hayatomediatek,mt8192 +7Google Hayato rev1aliases=/soc/ovl@14005000B/soc/ovl@14006000J/soc/ovl@14014000R/soc/rdma@14007000X/soc/rdma@14015000^/soc/serial@11002000fixed-factor-clock-13mfixed-factor-clockfszclk13m#oscillator0 fixed-clockfclk26moscillator1 fixed-clockfclk32kcpus+cpu@0cpuarm,cortex-a55psciec3@ cpu@100cpuarm,cortex-a55psciec3@ cpu@200cpuarm,cortex-a55psciec3@ cpu@300cpuarm,cortex-a55psciec3@ cpu@400cpuarm,cortex-a76pscif cpu@500cpuarm,cortex-a76pscifcpu@600cpuarm,cortex-a76pscifcpu@700cpuarm,cortex-a76pscifcpu-mapcluster0core0 core1 core2 core3 core4 core5 core6 core7 l2-cache0cachel2-cache1cachel3-cachecacheidle-statespscicpu-sleep-larm,idle-state4E7Vf cpu-sleep-barm,idle-state4E#Vfcluster-sleep-larm,idle-state4E<Vf\cluster-sleep-barm,idle-state4E(Vf pmu-a55arm,cortex-a55-pmu wpmu-a76arm,cortex-a76-pmu wpsci arm,psci-1.0smctimerarm,armv8-timer @w   ]@soc+ simple-businterrupt-controller@c000000 arm,gic-v3    w ppi-partitionsinterrupt-partition-0 interrupt-partition-1 syscon@10000000 mediatek,mt8192-topckgensysconfsyscon@10001000 mediatek,mt8192-infracfgsysconfsyscon@10003000mediatek,mt8192-pericfgsyscon0f-pinctrl@10005000mediatek,mt8192-pinctrlP]iocfg0iocfg_rmiocfg_bmiocfg_bliocfg_briocfg_lmiocfg_lbiocfg_rtiocfg_ltiocfg_tleintw I2S_DP_LRCKIS_DP_BCLKI2S_DP_MCLKI2S_DP_DATAOUTSAR0_INT_ODLEC_AP_INT_ODLEDPBRDG_INT_ODLDPBRDG_INT_ODLDPBRDG_PWRENDPBRDG_RST_ODLI2S_HP_MCLKI2S_HP_BCKI2S_HP_LRCKI2S_HP_DATAINAP_FLASH_WP_LTRACKPAD_INT_ODLEC_AP_HPD_ODSD_CD_ODLHP_INT_ODL_ALCEN_PP1000_DPBRDGAP_GPIO20TOUCH_INT_L_1V8UART_BT_WAKE_ODLAP_GPIO23AP_SPI_FLASH_CS_LAP_SPI_FLASH_CLKEN_PP3300_DPBRDG_DXAP_SPI_FLASH_MOSIAP_SPI_FLASH_MISOI2S_HP_DATAOUTAP_GPIO30I2S_SPKR_MCLKI2S_SPKR_BCLKI2S_SPKR_LRCKI2S_SPKR_DATAINI2S_SPKR_DATAOUTAP_SPI_H1_TPM_CLKAP_SPI_H1_TPM_CS_LAP_SPI_H1_TPM_MISOAP_SPI_H1_TPM_MOSIBL_PWMEDPBRDG_PWRENEDPBRDG_RST_ODLEN_PP3300_HUBHUB_RST_LSD_CLKSD_CMDSD_DATA3SD_DATA0SD_DATA2SD_DATA1PCIE_WAKE_ODLPCIE_RST_LPCIE_CLKREQ_ODLSPMI_SCLSPMI_SDAAP_GOODUART_DBG_TX_AP_RXUART_AP_TX_DBG_RXUART_AP_TX_BT_RXUART_BT_TX_AP_RXMIPI_DPI_D0_RMIPI_DPI_D1_RMIPI_DPI_D2_RMIPI_DPI_D3_RMIPI_DPI_D4_RMIPI_DPI_D5_RMIPI_DPI_D6_RMIPI_DPI_D7_RMIPI_DPI_D8_RMIPI_DPI_D9_RMIPI_DPI_D10_RMIPI_DPI_DE_RMIPI_DPI_D11_RMIPI_DPI_VSYNC_RMIPI_DPI_CLK_RMIPI_DPI_HSYNC_RPCM_BT_DATAINPCM_BT_SYNCPCM_BT_DATAOUTPCM_BT_CLKAP_I2C_AUDIO_SCLAP_I2C_AUDIO_SDASCP_I2C_SCLSCP_I2C_SDAAP_I2C_WLAN_SCLAP_I2C_WLAN_SDAAP_I2C_DPBRDG_SCLAP_I2C_DPBRDG_SDAEN_PP1800_DPBRDG_DXEN_PP3300_EDP_DXEN_PP1800_EDPBRDG_DXEN_PP1000_EDPBRDGSCP_JTAG0_TDOSCP_JTAG0_TDISCP_JTAG0_TMSSCP_JTAG0_TCKSCP_JTAG0_TRSTNEN_PP3000_VMC_PMUEN_PP3300_DISPLAY_DXTOUCH_RST_L_1V8TOUCH_REPORT_DISABLEAP_I2C_TRACKPAD_SCL_1V8AP_I2C_TRACKPAD_SDA_1V8EN_PP3300_WLANBT_KILL_LWIFI_KILL_LSET_VMC_VOLT_AT_1V8EN_SPKAP_WARM_RST_REQEN_PP3000_SD_S3AP_EDP_BKLTENAP_SPI_EC_CLKAP_SPI_EC_CS_LAP_SPI_EC_MISOAP_SPI_EC_MOSIAP_I2C_EDPBRDG_SCLAP_I2C_EDPBRDG_SDAMT6315_PROC_INTMT6315_GPU_INTUART_SERVO_TX_SCP_RXUART_SCP_TX_SERVO_RXBT_RTS_AP_CTSAP_RTS_BT_CTSUART_AP_WAKE_BT_ODLWLAN_ALERT_ODLEC_IN_RW_ODLH1_AP_INT_ODLMSDC0_CMDMSDC0_DAT0MSDC0_DAT2MSDC0_DAT4MSDC0_DAT6MSDC0_DAT1MSDC0_DAT5MSDC0_DAT7MSDC0_DSLMSDC0_CLKMSDC0_DAT3MSDC0_RST_LSCP_VREQ_VAOAUD_DAT_MOSI2AUD_NLE_MOSI1AUD_NLE_MOSI0AUD_DAT_MISO2AP_I2C_SAR_SDAAP_I2C_SAR_SCLAP_I2C_PWR_SCLAP_I2C_PWR_SDAAP_I2C_TS_SCL_1V8AP_I2C_TS_SDA_1V8SRCLKENA0SRCLKENA1AP_EC_WATCHDOG_LPWRAP_SPI0_MIPWRAP_SPI0_CSNPWRAP_SPI0_MOPWRAP_SPI0_CKAP_RTC_CLK32KAUD_CLK_MOSIAUD_SYNC_MOSIAUD_DAT_MOSI0AUD_DAT_MOSI1AUD_DAT_MISO0AUD_DAT_MISO1cr50-irq-default-pins'pins-gsc-ap-int-odl%cros-ec-irq-default-pins%pins-ec-ap-int-odl%2i2c0-default-pinsBpins-bus2?i2c1-default-pins<pins-busvw2?i2c2-default-pins=pins-bus2i2c3-default-pins8pins-busW?i2c7-default-pins:pins-bus|}W?mmc0-default-pinsEpins-cmd-dat$%d2epins-clkdsfpins-rstdsemmc0-uhs-pinsFpins-cmd-dat$%d 2epins-clkd sfpins-rstdsepins-dsd sfmmc1-default-pinsIpins-cmd-dat68754%d2epins-clk3dsfpins-insert%2mmc1-uhs-pinsJpins-cmd-dat68754%d2epins-clk3%dsfnor-flash-default-pins6pins-cs-io1%2d pins-io02d pins-clk%2d pcie-default-pins4pins-pcie-wake?2pins-pcie-pereset@pins-pcie-clkreqA2pins-wifi-killpp3300-wlan-pinsbpins-pcie-en-pp3300-wlanscp-pins)pins-vreq-vaospi1-default-pins$pins-cs-mosi-clk Wpins-misosspi5-default-pins&pins-bus&%'$Wtrackpad-default-pins>pins-int-n%2gtouchscreen-default-pinsCpins-irq%2pins-resetpins-report-swsyscon@10006000)mediatek,mt8192-scpsyssysconsimple-mfd`power-controller!mediatek,mt8192-power-controller+1power-domain@0s:/audioaudio1audio2power-domain@1sconnpower-domain@2smfg+power-domain@3+power-domain@4power-domain@5power-domain@6power-domain@7power-domain@8power-domain@9 (s !dispdisp-0disp-1disp-2disp-3+power-domain@10 (sipeipe-0ipe-1ipe-2ipe-3power-domain@11 sispisp-0isp-1power-domain@12 sisp2isp2-0isp2-1power-domain@13 s mdpmdp-0power-domain@14s3 vencvenc-0power-domain@15 s4vdecvdec-0vdec-1vdec-2+power-domain@16svdec2-0vdec2-1vdec2-2power-domain@17(s camcam-0cam-1cam-2cam-3+power-domain@18s  cam_rawa-0power-domain@19s! cam_rawb-0power-domain@20s" cam_rawc-0watchdog@10007000mediatek,mt8192-wdtp0syscon@1000c000"mediatek,mt8192-apmixedsyssysconf,timer@10017000,mediatek,mt8192-timermediatek,mt6765-timerpws#pwrap@10026000mediatek,mt6873-pwrap`pwrapws spiwrappmicmediatek,mt6359 mt6359codec-regulatorsbuck_vs1Avs1P 5h!buck_vgpu11Avgpu11Ph7 buck_vmodemAvmodemPh*buck_vpuAvpuPh7 buck_vcoreAvcorePh  buck_vs2Avs2P 5hjbuck_vpaAvpaP h7,buck_vproc2Avproc2Ph7L buck_vproc1Avproc1Ph7L buck_vcore_sshub Avcore_sshubPh7buck_vgpu11_sshub Avgpu11_sshubPhldo_vaud18Avaud18Pw@hw@ldo_vsim1Avsim1Ph/M`ldo_vibrAvibrPOh2Zldo_vrf12Avrf12Ph ldo_vusbAvusbP-h-ldo_vsram_proc2 Avsram_proc2P hLldo_vio18Avio18Phldo_vcamioAvcamioPhldo_vcn18Avcn18Pw@hw@ldo_vfe28Avfe28P*h*xldo_vcn13Avcn13P h ldo_vcn33_1_bt Avcn33_1_btP*h5gldo_vcn33_1_wifi Avcn33_1_wifiP*h5gldo_vaux18Avaux18Pw@hw@ldo_vsram_others Avsram_othersP hldo_vefuseAvefusePhldo_vxo22Avxo22Pw@h!ldo_vrfckAvrfckP`hldo_vrfck_1AvrfckPhjldo_vbif28Avbif28P*h*ldo_vio28Avio28P*h2Zldo_vemcAvemcP,@ h2Zldo_vemc_1AvemcP&%h2ZGldo_vcn33_2_bt Avcn33_2_btP*h5gldo_vcn33_2_wifi Avcn33_2_wifiP*h5gldo_va12Ava12POh ldo_va09Ava09P 5hOldo_vrf18Avrf18PhPldo_vsram_md Avsram_mdP h*ldo_vufsAvufsPhHldo_vm18Avm18Phldo_vbbckAvbbckPhOldo_vsram_proc1 Avsram_proc1P hLldo_vsim2Avsim2Ph/M`ldo_vsram_others_sshubAvsram_others_sshubP hmt6359rtcmediatek,mt6358-rtcspmi@10027000mediatek,mt6873-spmi p pmifspmimsts8(pmif_sys_ckpmif_tmr_ckspmimst_clk_mux+pmic@6mediatek,mt6315-regulatorregulatorsvbuck1vbuck1AVbcpuPh7 vbuck3vbuck3AVlcpuPh7 pmic@7mediatek,mt6315-regulatorregulatorsvbuck1vbuck1AVgpuP @*h7 mailbox@10228000mediatek,mt8192-gce"@wsgceMclock-controller@10720000mediatek,mt8192-scp_adsprffailserial@11002000*mediatek,mt8192-uartmediatek,mt6577-uart wm s baudbusokayserial@11003000*mediatek,mt8192-uartmediatek,mt6577-uart0wn s baudbus disabledclock-controller@11007000mediatek,mt8192-imp_iic_wrap_cpfspi@1100a000(mediatek,mt8192-spimediatek,mt6765-spi+wsMparent-clksel-clkspi-clk disabledpwm@1100e000mediatek,mt8183-disp-pwmws!8mainmm disabledspi@11010000(mediatek,mt8192-spimediatek,mt6765-spi+wsM<parent-clksel-clkspi-clkokay$default2$ec@0google,cros-ec-spi <-$default2%+cbasgoogle,cros-cbaspwmgoogle,cros-ec-pwm disabledi2c-tunnelgoogle,cros-ec-i2c-tunnelN+sbs-battery@bsbs,sbs-battery `tregulator@0google,cros-ec-regulatorPw@h2ZLregulator@1google,cros-ec-regulatorP2Zh2ZKtypecgoogle,cros-ec-typec+connector@0usb-c-connectorleftdualhostsourceconnector@1usb-c-connectorrightdualhostsourcekeyboard-controllergoogle,cros-ec-keyb Dtx q rs}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g i(  spi@11012000(mediatek,mt8192-spimediatek,mt6765-spi+ wsM>parent-clksel-clkspi-clk disabledspi@11013000(mediatek,mt8192-spimediatek,mt6765-spi+0wsM?parent-clksel-clkspi-clk disabledspi@11018000(mediatek,mt8192-spimediatek,mt6765-spi+wsMLparent-clksel-clkspi-clk disabledspi@11019000(mediatek,mt8192-spimediatek,mt6765-spi+wsMMparent-clksel-clkspi-clkokay %$default2&cr50@0 google,cr50 <B@$default2'spi@1101d000(mediatek,mt8192-spimediatek,mt6765-spi+wsMmparent-clksel-clkspi-clk disabledspi@1101e000(mediatek,mt8192-spimediatek,mt6765-spi+wsMnparent-clksel-clkspi-clk disabledscp@10500000mediatek,mt8192-scp0Prpsramcfgl1tcmwsmainokaymediatek/mt8192/scp.img)($default2)`cros-ecgoogle,cros-ec-rpmsg7cros-ec-rpmsgusb@11200000'mediatek,mt8192-xhcimediatek,mtk-xhci   > macippcaKhost[*+"#]] s7,R$sys_ckref_ckmcu_ckdma_ckxhci_ck` n- fokay./syscon@11210000mediatek,mt8192-audsyssyscon! f2mt8192-afe-pcmmediatek,mt8192-audiow0 audiosys,1s22222222222 2 22222222/:H/e0i+g,k;<=>?@ABCD7uaud_afe_clkaud_dac_clkaud_dac_predis_clkaud_adc_clkaud_adda6_adc_clkaud_apll22m_clkaud_apll24m_clkaud_apll1_tuner_clkaud_apll2_tuner_clkaud_tdm_clkaud_tml_clkaud_nleaud_dac_hires_clkaud_adc_hires_clkaud_adc_hires_tmlaud_adda6_adc_hires_clkaud_3rd_dac_clkaud_3rd_dac_predis_clkaud_3rd_dac_tmlaud_3rd_dac_hires_clkaud_infra_clkaud_infra_26m_clktop_mux_audiotop_mux_audio_inttop_mainpll_d4_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d4top_mux_aud_eng2top_apll2_d4top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s3_m_seltop_i2s4_m_seltop_i2s5_m_seltop_i2s6_m_seltop_i2s7_m_seltop_i2s8_m_seltop_i2s9_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div3top_apll12_div4top_apll12_divbtop_apll12_div5top_apll12_div6top_apll12_div7top_apll12_div8top_apll12_div9top_mux_audio_htop_clk26m_clkpcie@11230000mediatek,mt8192-pciepci#  pcie-mac+0s+'*j^\/pl_250mtl_26mtl_96mtl_32kperi_26mtop_133m)Qw8`3333$default24interrupt-controller3pcie@0,0pci+wifi@0,0()5spi@11234000mediatek,mt8192-nor#@ws:w] spisfaxi:b+okay$default26flash@0 winbond,w25q64jwmjedec,spi-nor<u,efuse@11c10000%mediatek,mt8192-efusemediatek,efuse+data1@1c0Xcalib@580hi2c@11cb0000mediatek,mt8192-i2c !swss7x maindmaz+okay$default28clock-controller@11cb1000mediatek,mt8192-imp_iic_wrap_ef7i2c@11d00000mediatek,mt8192-i2c !vwws9x maindmaz+okay$default2:i2c@11d01000mediatek,mt8192-i2c !wwxs9x maindmaz+ disabledi2c@11d02000mediatek,mt8192-i2c  !ywys9x maindmaz+ disabledclock-controller@11d03000mediatek,mt8192-imp_iic_wrap_s0f9i2c@11d20000mediatek,mt8192-i2c !qwqs;x maindmaz+okay$default2<i2c@11d21000mediatek,mt8192-i2c !qwrs;x maindmaz+okay=18$default2=trackpad@15elan,ekth3000 $default2>N?`i2c@11d22000mediatek,mt8192-i2c  !swts;x maindmaz+ disabledclock-controller@11d23000 mediatek,mt8192-imp_iic_wrap_ws0f;i2c@11e00000mediatek,mt8192-i2c !uwus@x maindmaz+ disabledclock-controller@11e01000mediatek,mt8192-imp_iic_wrap_wf@t-phy@11e40000.mediatek,mt8192-tphymediatek,generic-tphy-v2+usb-phy@0srefY*usb-phy@700 srefY+dsi-phy@11e50000mediatek,mt8183-mipi-txs, fY mipi_tx0_pll disabledPi2c@11f00000mediatek,mt8192-i2c !pwpsAx maindmaz+okay$default2Btouchscreen@10 $default2C hid-over-i2cd {?i2c@11f01000mediatek,mt8192-i2c !uwvsAx maindmaz+ disabledclock-controller@11f02000mediatek,mt8192-imp_iic_wrap_n fAclock-controller@11f10000mediatek,mt8192-msdc_topfDmmc@11f60000(mediatek,mt8192-mmcmediatek,mt8183-mmc wc8sD DDDDD3sourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cgokay$defaultstate_uhs2EF"@ GH (/7=mmc@11f70000(mediatek,mt8192-mmcmediatek,mt8183-mmc wg8sD DDDDD3sourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cgokay$defaultstate_uhs2IJ"@  KKLTer/clock-controller@13fbf000mediatek,mt8192-mfgcfgfsyscon@14000000mediatek,mt8192-mmsyssysconfMMMmutex@14001000mediatek,mt8192-disp-mutexws1 smi@14002000mediatek,mt8192-smi-common  s apbsmigals0gals11 Nlarb@14003000mediatek,mt8192-smi-larb0Nsapbsmi1 Qlarb@14004000mediatek,mt8192-smi-larb@Nsapbsmi1 Rovl@14005000mediatek,mt8192-disp-ovlPwsOO1 MPovl@14006000mediatek,mt8192-disp-ovl-2l`w1 sO"O M`rdma@140070004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmapwsO1 Mpcolor@140090006mediatek,mt8192-disp-colormediatek,mt8173-disp-colorw1 sMccorr@1400a000mediatek,mt8192-disp-ccorrw1 s Maal@1400b0002mediatek,mt8192-disp-aalmediatek,mt8183-disp-aalw1 sMgamma@1400c0006mediatek,mt8192-disp-gammamediatek,mt8183-disp-gammaw1 s Mpostmask@1400d000mediatek,mt8192-disp-postmaskw1 s Mdither@1400e0008mediatek,mt8192-disp-dithermediatek,mt8183-disp-ditherw1 s Mdsi@14010000mediatek,mt8183-dsiw s Penginedigitalhs[Pdphy1  disabledportendpointovl@14014000mediatek,mt8192-disp-ovl-2l@w 1 sO#O!M@rdma@140150004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmaPw 1 sO%MPdpi@14016000mediatek,mt8192-dpi`ws!,pixelenginepll disabledm4u@1401d000mediatek,mt8192-m4u<QRSTUVWXYZ[\]^_wsbclk1 Oclock-controller@15020000mediatek,mt8192-imgsysflarb@1502e000mediatek,mt8192-smi-larb Nsapbsmi1 Wclock-controller@15820000mediatek,mt8192-imgsys2flarb@1582e000mediatek,mt8192-smi-larb Nsapbsmi1 Xlarb@1600d000mediatek,mt8192-smi-larbNsapbsmi1Uclock-controller@1600f000mediatek,mt8192-vdecsys_socflarb@1602e000mediatek,mt8192-smi-larbNsapbsmi1Tclock-controller@1602f000mediatek,mt8192-vdecsysfclock-controller@17000000mediatek,mt8192-vencsysflarb@17010000mediatek,mt8192-smi-larbNsapbsmi1Vvcodec@17020000mediatek,mt8192-vcodec-enc XOOOOOOOOOOOw5`1s venc-set13Wclock-controller@1a000000mediatek,mt8192-camsysflarb@1a001000mediatek,mt8192-smi-larb Nsapbsmi1Ylarb@1a002000mediatek,mt8192-smi-larb Nsapbsmi1Zlarb@1a00f000mediatek,mt8192-smi-larbNs  apbsmi1[larb@1a010000mediatek,mt8192-smi-larbNs!!apbsmi1\larb@1a011000mediatek,mt8192-smi-larbNs""apbsmi1]clock-controller@1a04f000mediatek,mt8192-camsys_rawaf clock-controller@1a06f000mediatek,mt8192-camsys_rawbf!clock-controller@1a08f000mediatek,mt8192-camsys_rawcf"clock-controller@1b000000mediatek,mt8192-ipesysflarb@1b00f000mediatek,mt8192-smi-larbNsapbsmi1 _larb@1b10f000mediatek,mt8192-smi-larbNsapbsmi1 ^clock-controller@1f000000mediatek,mt8192-mdpsysflarb@1f002000mediatek,mt8192-smi-larb Nsapbsmi1 Schosen*serial0:115200n8memory@40000000memory@regulator-1v8-gregulator-fixed App1800_ldo_g6Pw@hw@H.regulator-3v3-gregulator-fixed App3300_g6P2Zh2ZHa.regulator-3v3-zregulator-fixed App3300_ldo_z6P2Zh2ZHaregulator-3v3-uregulator-fixed App3300_u6P2Zh2ZH.?regulator-3v3-wlanregulator-fixed App3300_wlan6P2Zh2Z$default2bS fregulator-5v0-aregulator-fixed App5000_a6PLK@hLK@Ha/regulator-var-sysregulator-fixed Appvar_sys6areserved-memory+scp@50000000shared-dma-poolPk(wifi@c0000000restricted-dma-pool5 compatibleinterrupt-parent#address-cells#size-cellsmodelovl0ovl-2l0ovl-2l2rdma0rdma4serial0#clock-cellsclocksclock-divclock-multclock-output-namesphandleclock-frequencydevice_typeregenable-methodcpu-idle-statesnext-level-cachecapacity-dmips-mhzcpuentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usinterruptsranges#interrupt-cells#redistributor-regionsinterrupt-controlleraffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namespinmuxinput-enablebias-pull-updrive-strength-microampbias-disabledrive-strengthbias-pull-downoutput-highoutput-low#power-domain-cellsclock-namesmediatek,infracfgassigned-clocksassigned-clock-parentsinterrupts-extendedmediatek,dmic-modemediatek,mic-type-0mediatek,mic-type-2regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modesregulator-compatible#mbox-cellsstatus#pwm-cellsmediatek,pad-selectpinctrl-namespinctrl-0spi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countlabelpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapcs-gpiosfirmware-namememory-regionmediatek,rpmsg-nameinterrupt-namesphyswakeup-sourcemediatek,syscon-wakeupvusb33-supplyvbus-supplyresetsreset-namesmediatek,apmixedsysmediatek,topckgenpower-domainsbus-rangeinterrupt-map-maskinterrupt-mapnum-lanesspi-rx-bus-widthspi-tx-bus-widthclock-stretch-nsvcc-supply#phy-cellspost-power-on-delay-mshid-descr-addrvdd-supplypinctrl-1vmmc-supplyvqmmc-supplycap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vsupports-cqecap-mmc-hw-resetmmc-hs400-enhanced-strobehs400-ds-delayno-sdiono-sdnon-removablecd-gpioscap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104no-mmcmboxesmediatek,gce-client-regmediatek,gce-eventsmediatek,larb-idmediatek,smiiommusmediatek,rdma-fifo-sizephy-namesmediatek,larbs#iommu-cellsmediatek,scpstdout-pathregulator-boot-onvin-supplyenable-active-highgpiono-map