� ����8�0( ��� ,Square, Inc. T2 Devkit2square,apq8039-t2qcom,msm8939=STK�clocksxo-board 2fixed-clockWd$�t!sleep-clk 2fixed-clockWd�t>cpus cpu@1002arm,cortex-a53|cpu �spin-table�������tl2-cache2cache��tcpu@1012arm,cortex-a53|cpu �spin-table�������tcpu@1022arm,cortex-a53|cpu �spin-table��� � ���tcpu@1032arm,cortex-a53|cpu �spin-table��� � ���tcpu@02arm,cortex-a53|cpu �spin-table�� �����tl2-cache2cache��tcpu@12arm,cortex-a53|cpu �spin-table�������tcpu@22arm,cortex-a53|cpu �spin-table�������tcpu@32arm,cortex-a53|cpu �spin-table�������tidle-statescpu-sleep-02arm,idle-state����/tcpu-mapcluster0core0@core1@core2@core3@cluster1core0@core1@core2@core3@firmwarescm2qcom,scm-msm8916qcom,scm�hgfDcorebusifaceP] atVmemory@80000000|memory��pmu2arm,cortex-a53-pmu m�remoteproc$2qcom,msm8936-rpm-procqcom,rpm-procsmd-edge m� x�rpm-requests2qcom,rpm-msm8936qcom,smd-rpm �rpm_requestsclock-controller2qcom,rpmcc-msm8936qcom,rpmccWDxo�!t=power-controller2qcom,msm8939-rpmpd��"tTopp-table2operating-points-v2t"opp1�opp2�opp3�opp4�opp5�opp6�regulators2qcom,rpm-pm8916-regulators�#�$�$s3 �!�p9t#s4 :�! �p9t$l1l2 O�!O�9tFl4l5 w@!w@9tQl6 w@!w@tGl7 w@!w@9tWl8 ,@ !,@ tdl9 2Z�!2Z�t�l10l11 -p!-pMf @tgl12 w@!-pthl13 .�!.�tRl14l15l16l17l18reserved-memory |tz-apps@86000000��0�smem@86300000 2qcom,smem��0��%�&hypervisor@86400000��@�tz@86500000��P�reserved@86680000��h�rmtfs@867000002qcom,rmtfs-mem��p��rfsa@867e0000��~�mpss@86800000���� �disabledt\wcnss�`������okayt�venus�P����� �disabledmba������ �disabledt[smp2p-hexagon 2qcom,smp2p��� m���master-kernelmaster-kerneltUslave-kernel slave-kernel,AtSsmp2p-wcnss 2qcom,smp2p��� m����slave-kernel slave-kernel,At�master-kernelmaster-kernelt�smsm 2qcom,smsm � apps@0�tYhexagon@1� m,AtXwcnss@6� m�,Asoc@0 2simple-bus |����rng@22000 2qcom,prng� �yDcoreqfprom@5c000 2qcom,msm8916-qfpromqcom,qfprom�� base1@a0��Rt(s6-p1@a1��Rt4s6-p2@a1��Rt5s7-p1@a2��Rt6s7-p2@a3��Rt7s8-p1@a4��Rt8s8-p2@a4��Rt9s9-p1@a5��Rt:s9-p2@a6��Rt;base2@a7��Rt)mode@d0��Rt's0-p1@d0��Rt*s0-p1@d1��Rt+s1-p1@d1��Rt,s1-p2@d2��Rt-s2-p1@d3��Rt.s2-p2@d4��Rt/s3-p1@d4��Rt0s3-p2@d5��Rt1s5-p1@d6��Rt2s5-p2@d7��Rt3sram@600002qcom,rpm-msg-ram��t&interconnect@4000002qcom,msm8939-bimc�@ WtCthermal-sensor@4a9000#2qcom,msm8939-tsensqcom,tsens-v0_1�J�J�Tk'()*+,-./0123456789:;}wmodebase1base2s0_p1s0_p2s1_p1s1_p2s2_p1s2_p2s3_p1s3_p2s5_p1s5_p2s6_p1s6_p2s7_p1s7_p2s8_p1s8_p2s9_p1s9_p2�  m��uplow�t�restart@4ab000 2qcom,pshold�J�interconnect@5000002qcom,msm8939-pcnoc�PWinterconnect@5800002qcom,msm8939-snoc�X@�Winterconnect-snoc2qcom,msm8939-snoc-mmWtBpinctrl@10000002qcom,msm8916-pinctrl�0 m���<z�,A��APQ_UART1_TXAPQ_UART1_RXAPQ_I2C1_SDAAPQ_I2C1_SCLAPQ_UART2_TX_1V8APQ_UART2_RX_1V8APQ_I2C2_SDAAPQ_I2C2_SCLNCAPQ_LCD_IOVCC_ENAPQ_I2C3_SDAAPQ_I2C3_SCLTOUCH_RST_1V8_LNCAPQ_I2C4_SDAAPQ_I2C4_SCLAPQ_ID5USB_DISCONNECTAPQ_I2C5_SDAAPQ_I2C5_SCLAPQ_USBC_SPI_MOSIAPQ_USBC_SPI_MISOAPQ_USBC_SPI_SS_LAPQ_USBC_SPI_CLKAPQ_LCD_TE0APQ_LCD_RST_LNCNCACCELEROMETER_INT1APQ_CAM_I2C0_SDAAPQ_CAM_I2C0_SCLACCELEROMETER_INT2NCNCNCAPQ_K21_RST_1V8_LNCAPQ_EDL_1V8TP145BT_SSBINCNCNCNCNCNCNCBT_CTRLBT_DATPWR_GPIO_INPWR_GPIO_OUTCARD_DET_MLB_LHALL_SENSORTP63TP64TP65NCNCNCNCNCNCAPQ_K21_GPIO0_1V8CDC_PDM_CLKCDC_PDM_SYNCCDC_PDM_TXCDC_PDM_RX0CDC_PDM_RX1CDC_PDM_RX2APQ_K21_GPIO1_1V8NCAPQ_HUB_SEL_1V8APQ_K21_GPIO2_1V8APQ_K21_GPIO3_1V8APQ_ID0APQ_ID1APQ_ID2APQ_ID3APQ_ID4APQ_HUB_SUSP_INDBOOT_CONFIG_0BOOT_CONFIG_1BOOT_CONFIG_2BOOT_CONFIG_3NCNCAPQ_LCD_AVDD_ENAPQ_LCD_AVEE_ENTP70NCAPQ_DEBUG0APQ_DEBUG1APQ_DEBUG2APQ_DEBUG3TP165NCAPQ_LNA_PWR_ENNCAPQ_LCD_BL_ENNCAPQ_LCD_ID0APQ_LCD_ID1USBC_GPIO5_1V8NCNCNCAPQ_HUB_RST_1V8_LUSBC_I2C_IRQ_1V8_LSPE_PWR_ENNCAPQ_USB_IDAPQ_EXT_BUCK_VSELAPQ_USB_ID_OUTNCPRNT_RST_LAPQ_CRQ_I2C_RDY_1V8TYPEC_RST_1V8_HCHG_BACKPWR_ENCHG_PROCHOT_LNCUSBC_GPIO7_1V8NCt<blsp-i2c1-default-state �gpio2gpio3 �blsp_i2c1tnblsp-i2c1-sleep-state �gpio2gpio3�gpiotoblsp-i2c2-default-state �gpio6gpio7 �blsp_i2c2trblsp-i2c2-sleep-state �gpio6gpio7�gpiotsblsp-i2c3-default-state�gpio10gpio11 �blsp_i2c3tvblsp-i2c3-sleep-state�gpio10gpio11�gpiotwblsp-i2c4-default-state�gpio14gpio15 �blsp_i2c4t|blsp-i2c4-sleep-state�gpio14gpio15�gpiot}blsp-i2c5-default-state�gpio18gpio19 �blsp_i2c5t�blsp-i2c5-sleep-state�gpio18gpio19�gpiot�blsp-i2c6-default-state�gpio22gpio23 �blsp_i2c6t�blsp-i2c6-sleep-state�gpio22gpio23�gpiot�blsp-spi1-default-statetpspi-pins�gpio0gpio1gpio3 �blsp_spi1 cs-pins�gpio2�gpioblsp-spi1-sleep-state�gpio0gpio1gpio2gpio3�gpio*tqblsp-spi2-default-statettspi-pins�gpio4gpio5gpio7 �blsp_spi2 cs-pins�gpio6�gpioblsp-spi2-sleep-state�gpio4gpio5gpio6gpio7�gpio*tublsp-spi3-default-statetzspi-pins�gpio8gpio9gpio11 �blsp_spi3 cs-pins�gpio10�gpioblsp-spi3-sleep-state�gpio8gpio9gpio10gpio11�gpio*t{blsp-spi4-default-statet~spi-pins�gpio12gpio13gpio15 �blsp_spi4 cs-pins�gpio14�gpioblsp-spi4-sleep-state�gpio12gpio13gpio14gpio15�gpio*tblsp-spi5-default-statet�spi-pins�gpio16gpio17gpio19 �blsp_spi5 cs-pins�gpio18�gpioblsp-spi5-sleep-state�gpio16gpio17gpio18gpio19�gpio*t�blsp-spi6-default-statet�spi-pins�gpio20gpio21gpio23 �blsp_spi6 cs-pins�gpio22�gpioblsp-spi6-sleep-state�gpio20gpio21gpio22gpio23�gpio*t�blsp-uart1-default-state �gpio0gpio1 �blsp_uart1tjblsp-uart1-sleep-state �gpio0gpio1�gpio*tkblsp-uart2-default-state �gpio4gpio5 �blsp_uart2tlblsp-uart2-sleep-state �gpio4gpio5�gpio*tmcamera-front-default-statepwdn-pins�gpio33�gpiorst-pins�gpio28�gpiomclk1-pins�gpio27 �cam_mclk1camera-rear-default-statepwdn-pins�gpio34�gpiorst-pins�gpio35�gpiomclk0-pins�gpio26 �cam_mclk0cci0-default-state�gpio29gpio30�cci_i2ccdc-dmic-default-stateclk-pins�gpio0 �dmic0_clkdata-pins�gpio1 �dmic0_datacdc-dmic-sleep-stateclk-pins�gpio0 �dmic0_clkdata-pins�gpio1 �dmic0_datacdc-pdm-default-state*�gpio63gpio64gpio65gpio66gpio67gpio68 �cdc_pdm0t]cdc-pdm-sleep-state*�gpio63gpio64gpio65gpio66gpio67gpio68 �cdc_pdm0*t^mi2s-pri-default-state �gpio113gpio114gpio115gpio116 �pri_mi2smi2s-pri-sleep-state �gpio113gpio114gpio115gpio116 �pri_mi2smi2s-pri-mclk-default-state�gpio116 �pri_mi2smi2s-pri-mclk-sleep-state�gpio116 �pri_mi2smi2s-pri-ws-default-state�gpio110 �pri_mi2s_wsmi2s-pri-ws-sleep-state�gpio110 �pri_mi2s_wsmi2s-sec-default-state �gpio112gpio117gpio118gpio119 �sec_mi2smi2s-sec-sleep-state �gpio112gpio117gpio118gpio119 �sec_mi2ssdc1-default-statetbclk-pins �sdc1_clkcmd-pins �sdc1_cmd9 data-pins �sdc1_data9 sdc1-sleep-statetcclk-pins �sdc1_clkcmd-pins �sdc1_cmd9data-pins �sdc1_data9sdc2-default-stateteclk-pins �sdc2_clkcmd-pins �sdc2_cmd9 data-pins �sdc2_data9 sdc2-sleep-statetfclk-pins �sdc2_clkcmd-pins �sdc2_cmd9data-pins �sdc2_data9wcss-wlan-default-state#�gpio40gpio41gpio42gpio43gpio44 �wcss_wlan9t�backlight-state�gpio98�gpiot�lcd-avdd-reg-state�gpio86�gpiot�lcd-avee-reg-state�gpio87�gpiot�lcd-iovcc-reg-state�gpio9�gpiot�lcd-rst-state�gpio25�gpiootg-default-state�gpio�gpio17t�otg-device-state�gpio�gpio17Ft�otg-host-state�gpio�gpio17Ft�typec-irq-state�gpio�gpio1079txclock-controller@18000002qcom,gcc-msm8939��(�=>??BDxosleep_clkdsi0plldsi0pllbyteext_mclkext_pri_i2sext_sec_i2sWP�thwlock@19050002qcom,tcsr-mutex��PQt%syscon@19370002qcom,tcsr-msm8916syscon��pt display-subsystem@1a00000 2qcom,mdss����0_mdss_physvbif_phys mH,�mnsDifacebusvsynci A|�okayt@display-controller@1a01000 2qcom,mdp5��� _mdp_phys@m �mnqsDifacebuscorevsyncwA ~BCBC�mdp0-memmdp1-memports port@0�endpoint�DtHport@1�endpoint�EtJdsi@1a98000)2qcom,msm8916-dsi-ctrlqcom,mdss-dsi-ctrl���\ _dsi_ctrl@m0�qmnorp#Dmdp_coreifacebusbytepixelcore�+.�??�? �disabled �F�Gports port@0�endpoint�HtDport@1�endpointphy@1a983002qcom,dsi-phy-28nm-lp����������0"_dsi_plldsi_phydsi_phy_regulator�m= DifacerefW� �disabled�Gt?dsi@1aa0000)2qcom,msm8916-dsi-ctrlqcom,mdss-dsi-ctrl��\ _dsi_ctrl@m0�qmn���#Dmdp_coreifacebusbytepixelcore����??�I �disabled�F�Gports port@0�endpoint�JtEport@1�endpointphy@1aa03002qcom,dsi-phy-28nm-lp�������0"_dsi_plldsi_phydsi_phy_regulator�m= DifacerefW� �disabled�GtIgpu@1c000002qcom,adreno-405.0qcom,adreno��_kgsl_3d0_reg_memory m! �kgsl_3d0_irq7Dcoreifacememmem_ifacealt_mem_ifacegfx3drbbmtimer8�vui���i�KwLL��okayt�opp-table2operating-points-v2tKopp-550000000� �U�opp-465000000��V@opp-400000000�ׄopp-220000000� �opp-19200000�$�iommu@1ef0000%2qcom,msm8916-iommuqcom,msm-iommu-v1��0 |���� Difacebus tAiommu-ctx@40002qcom,msm-iommu-v1-ns�@ m:iommu-ctx@50002qcom,msm-iommu-v1-sec�P m<iommu@1f08000%2qcom,msm8916-iommuqcom,msm-iommu-v1 |������Difacebustbu tLiommu-ctx@10002qcom,msm-iommu-v1-ns� m�iommu-ctx@20002qcom,msm-iommu-v1-ns�  m�spmi@200f0002qcom,spmi-pmic-arb(��@@�@� �!_corechnlsobsrvrintrcnfg �periph_irq m�(0 ,AtPpmic@02qcom,pm8916qcom,spmi-pmic� pon@8002qcom,pm8916-pon�=Mpwrkey2qcom,pm8941-pwrkeym[= 9dtresin2qcom,pm8941-resinm[= 9 �disabledwatchdog2qcom,pm8916-wdtmo<charger@10002qcom,pm8916-lbc�_chgrbat_ifusbmisc�m[�vbat_detfast_chgchg_failchg_donebat_prestemp_okcoarse_detusb_vbuschg_goneovertemp �disabledusb-detect@13002qcom,pm8941-misc�m �usb_vbus �disabledtemp-alarm@24002qcom,spmi-temp-alarm�$m${M�thermal�t�adc@31002qcom,spmi-vadc�1m1 �tMchannel@0�� channel@7��channel@8�channel@9� channel@a� channel@e�channel@f�battery@40002qcom,pm8916-bms-vm�@`m@@@@@@2�cv_leavecv_enterocv_goodocv_thrfifostate_chg �disabledrtc@60002qcom,pm8941-rtc�`a _rtcalarmmampps@a0002qcom,pm8916-mppqcom,spmi-mpp�����N,AtNgpio@c000 2qcom,pm8916-gpioqcom,spmi-gpio����O�,A$�PM_GPIO1PM_GPIO2PM_GPIO3PM_GPIO4tOpmic@12qcom,pm8916qcom,spmi-pmic� pwm2qcom,pm8916-pwm� �disabledvibrator@c0002qcom,pm8916-vib�� �disabledaudio-codec@f0002qcom,pm8916-wcd-analog-codec��P�m����������������cdc_spk_cnp_intcdc_spk_clip_intcdc_spk_ocp_intmbhc_ins_rem_det1mbhc_but_rel_detmbhc_but_press_detmbhc_ins_rem_detmbhc_switch_intcdc_ear_ocp_intcdc_hphr_ocp_intcdc_hphl_ocp_detcdc_ear_cnp_intcdc_hphr_cnp_intcdc_hphl_cnp_int��okay�Q�QR6K����OK����tadma-controller@40440002qcom,bam-v1.7.0�@� mi(t�� �disabledtZremoteproc@40800002qcom,msm8916-mss-pil�@ _qdsp6rmb@�SSSS#�wdogfatalreadyhandoverstop-ack �t�F=DifacebusmemxoiTT�cxmx�U�stop�V �mss_restart ��� �disabledWbam-dmux2qcom,bam-dmuxXm  �pcpc-ack�YY  �pcpc-ackZZ$txrx �disabledmba.[mpss.\smd-edge m�� �6 Dcoreifacei i $txrxj|t}\defaultsleep  �disabledspi@78b80002qcom,spi-qup-v2.2.1��� mb�?6 Dcoreifacei i $txrxj~t\defaultsleep  �disabledi2c@78b90002qcom,i2c-qup-v2.2.1��� mc�@6 Dcoreifacei i $txrxj�t�\defaultsleep �okayspi@78b90002qcom,spi-qup-v2.2.1��� mc�A6 Dcoreifacei i $txrxj�t�\defaultsleep  �disabledi2c@78ba0002qcom,i2c-qup-v2.2.1��� md�B6 Dcoreifaceii$txrxj�t�\defaultsleep  �disabledspi@78ba0002qcom,spi-qup-v2.2.1��� md�C6 Dcoreifaceii$txrxj�t�\defaultsleep  �disabledusb@78d9000 2qcom,ci-hdrc�����m����� Difacecore���Ĵ�"�coreP�ulpiotg'3Dusb-phy���okay\defaulthostdevicej�t�N�Xt�ulpiphy(2qcom,usb-hs-phy-msm8916qcom,usb-hs-phy�=� Drefsleep�#��phypor�hDk$vW�Rt�portendpoint��tyremoteproc@a2040002qcom,pronto-v2-pilqcom,pronto@������#�wdogfatalreadyhandoverstop-ack� @  !�0 _ccudxepmu.�iTT�cxmx���stop\defaultj��okay�Wt�iris�=Dxo�W�#���Q 2qcom,wcn3680smd-edge m����