� ����8�t( ��< ,Qualcomm SA8295P ADP2qcom,sa8295p-adpqcom,sa8540pclocksxo-board-clk 2fixed-clock=JI�Z�sleep-clk 2fixed-clock=J�Z.cpus cpu@0bcpu2arm,cortex-a78cnrypsci���%���psci�� Zl2-cache2cache(4�Zl3-cache2cache(4Zcpu@100bcpu2arm,cortex-a78cnrypsci���%�� �psci�� Zl2-cache2cache(4�Zcpu@200bcpu2arm,cortex-a78cnrypsci���%� � �psci�� Zl2-cache2cache(4�Z cpu@300bcpu2arm,cortex-a78cnrypsci���%� � �psci�� Zl2-cache2cache(4�Z cpu@400bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu@500bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu@600bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu@700bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu-mapcluster0core0Bcore1Bcore2Bcore3Bcore4Bcore5Bcore6Bcore7Bidle-statesFpscicpu-sleep-0-02arm,idle-stateSlittle-rail-power-collapsec@zc���^�Z&cpu-sleep-1-02arm,idle-stateSbig-rail-power-collapsec@z������Z'domain-idle-statescluster-sleep-02domain-idle-statecA�Dz ����'Z(firmwarescm2qcom,scm-sc8280xpqcom,scm  �!0interconnect-aggre1-noc2qcom,sc8280xp-aggre1-noc��"Z:interconnect-aggre2-noc2qcom,sc8280xp-aggre2-noc��"Zinterconnect-clk-virt2qcom,sc8280xp-clk-virt��"Z7interconnect-config-noc2qcom,sc8280xp-config-noc��"Z9interconnect-dc-noc2qcom,sc8280xp-dc-noc��"interconnect-gem-noc2qcom,sc8280xp-gem-noc��"Z8interconnect-lpass-ag-noc2qcom,sc8280xp-lpass-ag-noc��"interconnect-mc-virt2qcom,sc8280xp-mc-virt��"Z interconnect-mmss-noc2qcom,sc8280xp-mmss-noc��"Z�interconnect-nspa-noc2qcom,sc8280xp-nspa-noc��"Z�interconnect-nspb-noc2qcom,sc8280xp-nspb-noc��"Z�interconnect-system-noc2qcom,sc8280xp-system-noc��"memory@80000000bmemoryn�opp-table-cpu02operating-points-v2�Zopp-300000000���|opp-403200000�X��opp-499200000��0�`opp-595200000�#z@opp-806400000�0�wopp-902400000�5Ɉ��opp-1017600000�<�X��opp-1113600000�B`0 opp-1209600000�H;�opp-1324800000�N��t opp-1440000000�UԨ�opp-1555200000�\�x�@opp-1670400000�c�H opp-1785600000�jnB`opp-1881600000�p&�B`opp-710400000�*W�H opp-2016000000�x)�B`opp-2131200000��B`opp-2246400000���XB`opp-table-cpu42operating-points-v2�Zopp-825600000�15��|opp-940800000�8x��opp-1056000000�>�H��opp-1171200000�E�;�opp-1286400000�L��t opp-1401600000�S���opp-1516800000�Zh��@opp-1632000000�aFX opp-1747200000�h$( opp-1862400000�o�B`opp-1977600000�u��B`opp-2073600000�{��B`opp-2169600000��QxB`opp-2284800000��/HB`opp-2496000000����B`opp-2592000000��~�B`opp-2380800000��� B`opp-table-qup100mhz2operating-points-v2Z;opp-75000000�xh�#opp-100000000���$pmu2arm,armv8-pmuv3 psci 2arm,psci-1.0�smcpower-domain-cpu0*�%>&Zpower-domain-cpu1*�%>&Z power-domain-cpu2*�%>&Z power-domain-cpu3*�%>&Z power-domain-cpu4*�%>'Zpower-domain-cpu5*�%>'Zpower-domain-cpu6*�%>'Zpower-domain-cpu7*�%>'Zpower-domain-cpu-cluster0*>(Z%reserved-memory Qreserved-region@80000000n��Xcmd-db-region@80860000 2qcom,cmd-dbn��Xreserved-region@80880000n��Xsmem-region@80900000 2qcom,smemn�� X_)reserved-region@80b00000n��Xreserved-region@83b00000n��pXreserved-region@85b00000n���Xadsp-region@86c00000n��XZ^cdsp0-region@8a100000n��XZ�cdsp1-region@8c600000n�`�XZ�reserved-region@aeb00000n��`Xgpu-mem@8bf00000n�� XZUsmp2p-adsp 2qcom,smp2pg��q* �*��master-kernel�master-kernel�Z`slave-kernel �slave-kernel��Z]smp2p-nsp0 2qcom,smp2pg^�q* �*��master-kernel�master-kernel�Z�slave-kernel �slave-kernel��Z�smp2p-nsp1 2qcom,smp2pgihq* �*�� master-kernel�master-kernel�Z�slave-kernel �slave-kernel��Z�soc@0 2simple-bus Q�ethernet@200002qcom,sc8280xp-ethqos n`stmmacethrgmii r+3+8+4+6 stmmacethpclkptp_refrgmii��macirqeth_lpi ),��+ 09 BP ^disabledclock-controller@1000002qcom,gcc-sc8280xpn=e*�r-./012345�6Z+mailbox@4080002qcom,sc8280xp-ipccqcom,ipccn@� ���rZ*efuse@784000!2qcom,sc8280xp-qfpromqcom,qfpromnx@0 gpu-speed-bin@18bn�~geniqup@8c00002qcom,geni-se-qupn� r+�+�  m-ahbs-ahb ),� Q^okayi2c@8800002qcom,geni-i2cn�@ r+� se u�6H 7789.: �qup-corequp-configqup-memory ^disabledspi@8800002qcom,geni-spin�@ r+� se u�6H 7789.: �qup-corequp-configqup-memory ^disabledi2c@8840002qcom,geni-i2cn�@@ r+� se G�6H 7789.: �qup-corequp-configqup-memory ^disabledspi@8840002qcom,geni-spin�@@ r+� se G�6H 7789.: �qup-corequp-configqup-memory ^disabledserial@8840002qcom,geni-debug-uartn�@@r+� se G�;�60 7789.�qup-corequp-config^okayi2c@8880002qcom,geni-i2cn��@ r+� se H�6H 7789.: �qup-corequp-configqup-memory ^disabledspi@8880002qcom,geni-spin��@ r+� se H�6H 7789.: �qup-corequp-configqup-memory ^disabledi2c@88c0002qcom,geni-i2cn��@ r+� se I�6H 7789.: �qup-corequp-configqup-memory ^disabledspi@88c0002qcom,geni-spin��@ r+� se I�6H 7789.: �qup-corequp-configqup-memory ^disabledi2c@8900002qcom,geni-i2cn�@ r+� se J�6H 7789.: �qup-corequp-configqup-memory ^disabledspi@8900002qcom,geni-spin�@ r+� se J�6H 7789.: �qup-corequp-configqup-memory ^disabledi2c@8940002qcom,geni-i2cn�@@ ser+� K �6H 7789.: �qup-corequp-configqup-memory ^disabledspi@8940002qcom,geni-spin�@@ r+� se K�6H 7789.: �qup-corequp-configqup-memory ^disabledi2c@8980002qcom,geni-i2cn��@  ser+� A�6H 7789.: �qup-corequp-configqup-memory ^disabledspi@8980002qcom,geni-spin��@ r+� se A�6H 7789.: �qup-corequp-configqup-memory ^disabledi2c@89c0002qcom,geni-i2cn��@  ser+� B�6H 7789.: �qup-corequp-configqup-memory ^disabledspi@89c0002qcom,geni-spin��@ r+� se B�6H 7789.: �qup-corequp-configqup-memory ^disabledgeniqup@9c00002qcom,geni-se-qupn�`r+�+�  m-ahbs-ahb ),c Q ^disabledi2c@9800002qcom,geni-i2cn�@  ser+� Y�6H 7789,: �qup-corequp-configqup-memory ^disabledspi@9800002qcom,geni-spin�@ r+� se Y�6H 7789,: �qup-corequp-configqup-memory ^disabledi2c@9840002qcom,geni-i2cn�@@  ser+� Z�6H 7789,: �qup-corequp-configqup-memory ^disabledspi@9840002qcom,geni-spin�@@ r+� se Z�6H 7789,: �qup-corequp-configqup-memory ^disabledi2c@9880002qcom,geni-i2cn��@  ser+� [�6H 7789,: �qup-corequp-configqup-memory ^disabledspi@9880002qcom,geni-spin��@ r+� se [�6H 7789,: �qup-corequp-configqup-memory ^disabledserial@9880002qcom,geni-uartn��@r+� se [�;�60 7789,�qup-corequp-config ^disabledi2c@98c0002qcom,geni-i2cn��@  ser+� \�6H 7789,: �qup-corequp-configqup-memory ^disabledspi@98c0002qcom,geni-spin��@ r+� se \�6H 7789,: �qup-corequp-configqup-memory ^disabledi2c@9900002qcom,geni-i2cn�@ ser+� ] �6H 7789,: �qup-corequp-configqup-memory ^disabledspi@9900002qcom,geni-spin�@ r+� se ]�6H 7789,: �qup-corequp-configqup-memory ^disabledi2c@9940002qcom,geni-i2cn�@@  ser+� ^�6H 7789,: �qup-corequp-configqup-memory ^disabledspi@9940002qcom,geni-spin�@@ r+� se ^�6H 7789,: �qup-corequp-configqup-memory ^disabledi2c@9980002qcom,geni-i2cn��@  ser+� _�6H 7789,: �qup-corequp-configqup-memory ^disabledspi@9980002qcom,geni-spin��@ r+� se _�6H 7789,: �qup-corequp-configqup-memory ^disabledi2c@99c0002qcom,geni-i2cn��@  ser+� `�6H 7789,: �qup-corequp-configqup-memory ^disabledspi@99c0002qcom,geni-spin��@ r+� se `�6H 7789,: �qup-corequp-configqup-memory ^disabledgeniqup@ac00002qcom,geni-se-qupn�`r+�+�  m-ahbs-ahb ),� Q^okayi2c@a800002qcom,geni-i2cn�@ r+� se a�6H 7789-: �qup-corequp-configqup-memory ^disabledspi@a800002qcom,geni-spin�@ r+� se a�6H 7789-: �qup-corequp-configqup-memory ^disabledi2c@a840002qcom,geni-i2cn�@@ r+� se b�6H 7789-: �qup-corequp-configqup-memory ^disabledspi@a840002qcom,geni-spin�@@ r+� se b�6H 7789-: �qup-corequp-configqup-memory ^disabledi2c@a880002qcom,geni-i2cn��@ r+� se c�6H 7789-: �qup-corequp-configqup-memory ^disabledspi@a880002qcom,geni-spin��@ r+� se c�6H 7789-: �qup-corequp-configqup-memory ^disabledi2c@a8c0002qcom,geni-i2cn��@ r+� se d�6H 7789-: �qup-corequp-configqup-memory ^disabledspi@a8c0002qcom,geni-spin��@ r+� se d�6H 7789-: �qup-corequp-configqup-memory ^disabledi2c@a900002qcom,geni-i2cn�@ r+� se e�6H 7789-: �qup-corequp-configqup-memory^okay�<�defaultregulator@392maxim,max20411n9� 5� 5 �=�>�defaultZXspi@a900002qcom,geni-spin�@ r+� se e�6H 7789-: �qup-corequp-configqup-memory ^disabledi2c@a940002qcom,geni-i2cn�@@ r+� se f�6H 7789-: �qup-corequp-configqup-memory ^disabledspi@a940002qcom,geni-spin�@@ r+� se f�6H 7789-: �qup-corequp-configqup-memory ^disabledi2c@a980002qcom,geni-i2cn��@ r+� se C�6H 7789-: �qup-corequp-configqup-memory ^disabledspi@a980002qcom,geni-spin��@ r+� se C�6H 7789-: �qup-corequp-configqup-memory ^disabledi2c@a9c0002qcom,geni-i2cn��@ r+� se D�6H 7789-: �qup-corequp-configqup-memory ^disabledspi@a9c0002qcom,geni-spin��@ r+� se D�6H 7789-: �qup-corequp-configqup-memory ^disabledrng@10d3000 2qcom,prng-een 0r- corepcie@1c00000bpci2qcom,pcie-sa8540p`n�000 �00�0parfdbielbiatuconfigmhi 8Q0 0000����? msi�%�8����Hr+�+�+�+�+�+&+ + +$Y auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfcnoc_qxF+�V$�0  89Q�pcie-memcpu-pciek+ rpci�+@~5�pciephy^okay �A� �A��default�Bpcie@0bpcin�� Qphy@1c06000"2qcom,sc8280xp-qmp-gen3x1-pcie-phyn�` 0r+�+�+�+W+�+�$ auxcfg_ahbrefrchngpipepipediv2F+WV���+k+#rphy=�pcie_4_pipe_clk�^okay�C�DZ5pcie@1c08000bpci2qcom,pcie-sa8540p`n��022 �22��parfdbielbiatuconfigmhi 8Q2 2020����?  5msi�%�8@r+�+�+�+�+�+&+ + Q auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfF+�V$�0  89P�pcie-memcpu-pciek+rpci�+@~4�pciephy^okay �A� �A��default�Epcie@0bpcin�� Qphy@1c0e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phyn�� 0r+�+�++V+�+�$ auxcfg_ahbrefrchngpipepipediv2F+VV���+k+rphy=�pcie_3b_pipe_clk�^okay�C�DZ4pcie@1c10000bpci2qcom,pcie-sa8540pPn�0@@ �@@parfdbielbiatuconfig 8Q@ @ @0@0����?  7msi�%�8 @r+�+�+�+�+�+&+ + Q auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfF+�V$�0  89O�pcie-memcpu-pciek+rpci�+@~3�pciephy^okay �A� �A8�default�Fpcie@0bpcin�� Qphy@1c14000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy n�@ �` 0r+�+�++U+�+�$ auxcfg_ahbrefrchngpipepipediv2F+UV���+k+rphy �!�D=�pcie_3a_pipe_clk�^okay�C�DZ3pcie@1c18000bpci2qcom,pcie-sa8540p`n��088 �88��parfdbielbiatuconfigmhi 8Q8 8080����?  msi�%�8w���@r+t+v+w+}+~+&+ + Q auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfF+tV$�0  89N�pcie-memcpu-pciek+rpci�+@~2�pciephy ^disabledpcie@0bpcin�� Qphy@1c1e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phyn�� 0r+t+v+h+T+y+|$ auxcfg_ahbrefrchngpipepipediv2F+TV���+k+rphy=�pcie_2b_pipe_clk� ^disabledZ2pcie@1c20000bpci2qcom,pcie-sa8540p`n�0<< �<<�0parfdbielbiatuconfigmhi 8Q< <0<0����?  �msi�%�8@r+i+k+l+r+s+&+ + Q auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfF+iV$�0  89M�pcie-memcpu-pciek+ rpci�+@~1�pciephy^okay �A� �A��default�Gpcie@0bpcin�� Qphy@1c24000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy n�@ �` 0r+i+k+h+S+n+q$ auxcfg_ahbrefrchngpipepipediv2F+SV���+k+rphy �!�D=�pcie_2a_pipe_clk�^okay�C�DZ1ufs@1d84000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0n�@0  ~H�ufsphy�ek+1rrst�+@ ),��@r+ + + +++++n core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@ xh��xh��^okay A�$I/ 5@JL ��ZKphy@1d870002qcom,sc8280xp-qmp-ufs-phyn�pr-++� refref_auxqref�+kKrufsphy�^okay�L�MZHufs@1da4000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0n�@0 }~N�ufsphy�ek+0rrst�+ ),��@r+�+ +�+ ++++n core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@ xh��xh��^okay A�$O/ 5@PL ��ZQphy@1da70002qcom,sc8280xp-qmp-ufs-phyn�pr-++� refref_auxqref�+kQrufsphy�^okay�L�MZNhwlock@1f400002qcom,tcsr-mutexn�^Z)syscon@1fc00002qcom,sc8280xp-tcsrsysconn�Z!gpu@3d000002qcom,adreno-690.0qcom,adreno0n����#kgsl_3d0_reg_memorycx_memcx_dbgc ,)R R �SlT 8 �gfx-mem^okayZ�opp-table2operating-points-v2ZSopp-270000000�߀u@�opp-410000000�p�u��8opp-500000000��eu��8opp-547000000� ���u��8opp-606000000�$Ӏu)��opp-640000000�&%�u@)��opp-655000000�' ��u�)��opp-690000000�) ��u�)��zap-shaderU�qcom/sa8295p/a690_zap.mbngmu@3d6a000&2qcom,adreno-gmu-690.0qcom,adreno-gmu0n֠@� )gmursccgmu_pdc01hfigmu8rVV+%+MVVV% gmucxoaximemnocahbhubsmmu_vote�VV�cxgx )R �W^okayZTopp-table2operating-points-v2ZWopp-200000000� ��u0opp-500000000��eu�clock-controller@3d900002qcom,sc8280xp-gpuccn��r-+J+K8 bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_src=e*^okay�XZViommu@3da0000B2qcom,sc8280xp-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500n������������������8r+M+NVVVVV� gcc_gpu_memnoc_gfx_clkgcc_gpu_snoc_dvm_gfx_clkgpu_cc_ahb_clkgpu_cc_hlos1_vote_gpu_smmu_clkgpu_cc_cx_gmu_clkgpu_cc_hub_cx_int_clkgpu_cc_hub_aon_clk�V�^okayZRphy@88e500022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn�Pr- refk+,�^okay�Y�Z�[Zphy@88e700022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn�pr+ refk+(�^okay�Y�\�[Zyphy@88e800022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn��r+ refk+)�^okay�Y�\�[Z{phy@88e900022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn��r+ refk+*�^okay�Y�\�[Z}phy@88ea00022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn��r+ refk++�^okay�Y�\�[Z~phy@88ef0002qcom,sc8280xp-qmp-usb3-uni-phyn��  r+6+4+8+9 auxrefcom_auxpipek+;+? rphyphy_phy�+ =�usb2_phy0_pipe_clk�^okay�D�YZzphy@88f10002qcom,sc8280xp-qmp-usb3-uni-phyn�  r+6+5+8+; auxrefcom_auxpipek+<+@ rphyphy_phy�+ =�usb2_phy1_pipe_clk�^okay�D�YZ|remoteproc@30000002qcom,sc8280xp-adsp-pasnLq�]]]]]0wdogfatalreadyhandoverstop-ackshutdown-ackr- xo�66�lcxlmx^�_�`stop^okay�qcom/sa8540p/adsp.mbnglink-edgeq* �*lpass�gpr 2qcom,gpr adsp_apps0< service@1 2qcom,q6apmnIZavs/audiomsm/adsp/audio_pddais2qcom,q6apm-dais ), bedais2qcom,q6apm-lpass-daisIservice@2 2qcom,q6prmnZavs/audiomsm/adsp/audio_pdclock-controller2qcom,q6prm-lpass-clocks=Zarxmacro@32000002qcom,sc8280xp-lpass-rx-macron 4ra@aAafagb mclknplmacrodcodecfsgenFa@aAV$�$��mclk=I�default�c ^disabledZdsoundwire@32100002qcom,soundwire-v1.6.0n!  �rd ifacekerswr_audio_cgcrRXq��� � ����������� ����$<�����I  ^disabledtxmacro@32200002qcom,sc8280xp-lpass-tx-macron"�default�f4ra9a:afagb mclknplmacrodcodecfsgenFa9a:V$�$��mclk=I ^disabledZicodec@32400002qcom,sc8280xp-lpass-wsa-macron$4raBaCafagb mclknplmacrodcodecfsgenFaBaCV$�$�=�mclkI�default�g ^disabledZhsoundwire@3250000n% 2qcom,soundwire-v1.6.0 �rh ifacekerswr_audio_cgcrWSAq��??�   ������������������������������ ������<��������$��������I  ^disabledclock-controller@32a90002qcom,sc8280xp-lpassaudioccn*�=eZesoundwire@33300002qcom,soundwire-v1.6.0n3 � corewakeupri ifacekjrswr_audio_cgcrTXI q���� �������������������<����$ ^disabledcodec@33700002qcom,sc8280xp-lpass-va-macron70ra9afaga: mclkmacrodcodecnpl Fa9V$�=�fsgenI ^disabledZbpinctrl@33c0000 2qcom,sc8280xp-lpass-lpi-pinctrl n<UYiukrafag  coreaudio ^disabledZktx-swr-default-stateZfclk-pins�gpio0 �swr_tx_clk���data-pins �gpio1gpio2 �swr_tx_data���rx-swr-default-stateZcclk-pins�gpio3 �swr_rx_clk���data-pins �gpio4gpio5 �swr_rx_data���dmic01-default-stateclk-pins�gpio6 �dmic1_clk��data-pins�gpio7 �dmic1_data��dmic01-sleep-stateclk-pins�gpio6 �dmic1_clk���data-pins�gpio7 �dmic1_data���dmic23-default-stateclk-pins�gpio8 �dmic2_clk��data-pins�gpio9 �dmic2_data��dmic23-sleep-stateclk-pins�gpio8 �dmic2_clk���data-pins�gpio9 �dmic2_data���wsa-swr-default-stateZgclk-pins�gpio10 �wsa_swr_clk���data-pins�gpio11 �wsa_swr_data���wsa2-swr-default-stateclk-pins�gpio15 �wsa2_swr_clk���data-pins�gpio16�wsa2_swr_data���clock-controller@33e00002qcom,sc8280xp-lpassccn> =eZjmmc@8804000&2qcom,sc8280xp-sdhciqcom,sdhci-msm-v5n�@��hc_irqpwr_irqr+�+�- ifacecorexok+.0  89/�sdhc-ddrcpu-sdhc ),��6�l�� ^disabledopp-table2operating-points-v2Zlopp-100000000���#w@���opp-202000000� F�mRe�j @phy@88eb0002qcom,sc8280xp-qmp-usb43dp-phyn��@ r+=+`+?+@ auxrefcom_auxusb3_pipe�+ k+9+F rphycommon=�^okay�D�YZ/ports port@0nendpointport@1nendpoint nZ�port@2nendpointphy@890200022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn� �r- refk+-^okay�o�p�qZ�phy@89030002qcom,sc8280xp-qmp-usb43dp-phyn�0@ r+B+^+D+E auxrefcom_auxusb3_pipe�+ k+:+B rphycommon=�^okay�r�oZ0ports port@0nendpointport@1nendpoint sZ�port@2nendpointphy@8909a002qcom,sc8280xp-dp-phy@n������������rtt  auxcfg_ahb�6 =�^okay�u�MZ�phy@890ca002qcom,sc8280xp-dp-phy@n������������rtt  auxcfg_ahb�6 =�^okay�u�MZ�pmu@909100002qcom,sc8280xp-llcc-bwmonqcom,sc7280-llcc-bwmonn  Q  �vopp-table2operating-points-v2Zvopp-0 ��opp-1>�opp-2�popp-3'��opp-4,�hopp-5;0Xopp-6N�(opp-7Z�opp-8ci8opp-9y��opp-10|%@opp-11�A�opp-12�pmu@90b6400*2qcom,sc8280xp-cpu-bwmonqcom,sdm845-bwmonn d E 88�wopp-table2operating-points-v2Zwopp-0"�opp-1E��opp-2l}popp-3���opp-4��opp-5�9`opp-6�ёsystem-cache-controller@92000002qcom,sc8280xp-llcc�n � (� 0� 8� @� H� P� X� `�lllcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_base Fusb@a4f8800 2qcom,sc8280xp-dwc3-mpqcom,dwc3n O� QHr++ + +%+"++++�R cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sysF+"+ V$� ���q��YX��\[xx~x�x�x�x�x�x�xx�pwr_event_1pwr_event_2pwr_event_3pwr_event_4hs_phy_1hs_phy_2hs_phy_3hs_phy_4dp_hs_phy_1dm_hs_phy_1dp_hs_phy_2dm_hs_phy_2dp_hs_phy_3dm_hs_phy_3dp_hs_phy_4dm_hs_phy_4ss_phy_1ss_phy_2�+ @k+40 : 89;�usb-ddrapps-usb^okayusb@a400000 2snps,dwc3n @� � ),~yz{|}~*�usb2-0usb3-0usb2-1usb3-1usb2-2usb2-3+hostusb@a6f88002qcom,sc8280xp-dwc3qcom,dwc3n o� QHr+ +&++++(++++�R cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sysF+(+&V$� ��Dq$%xxx�<pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq�+ @k+50 : 899�usb-ddrapps-usb^okayusb@a600000 2snps,dwc3n `� # ),  ~/�usb2-phyusb3-phy +peripheralports port@0nendpointport@1nendpoint �Znusb@a8f88002qcom,sc8280xp-dwc3qcom,dwc3n �� QHr+!+,++1+.++++�R cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sysF+.+,V$� ��Dq+x x x�<pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq�+ @k+60 : 89:�usb-ddrapps-usb^okayusb@a800000 2snps,dwc3n �� * ),` ~�0�usb2-phyusb3-phy+hostports port@0nendpointport@1nendpoint �Zscci@ac4a000#2qcom,sc8280xp-cciqcom,msm8996-ccin Ġ � r����"�% camnoc_axislow_ahb_srccpas_ahbcci����3��defaultsleep  ^disabledi2c-bus@0nJB@ i2c-bus@1nJB@ cci@ac4b000#2qcom,sc8280xp-cciqcom,msm8996-ccin İ  r����"�% camnoc_axislow_ahb_srccpas_ahbcci����3��defaultsleep  ^disabledi2c-bus@0nJB@ i2c-bus@1nJB@ cci@ac4c000#2qcom,sc8280xp-cciqcom,msm8996-ccin �� � r����"�% camnoc_axislow_ahb_srccpas_ahbcci����3��defaultsleep  ^disabledi2c-bus@0nJB@ i2c-bus@1nJB@ cci@ac4d000#2qcom,sc8280xp-cciqcom,msm8996-ccin �� � r����"�% camnoc_axislow_ahb_srccpas_ahbcci����3��defaultsleep  ^disabledi2c-bus@0nJB@ i2c-bus@1nJB@ camss@ac5a0002qcom,sc8280xp-camss@n Š �� �P �p ��@ �0 �`@ ˠ ��@ � �@@ ̀ ̰@ �� � @ �` ͐@ �� �@ �@�csiphy2csiphy3csiphy0csiphy1vfe0csid0vfe1csid1vfe2csid2vfe_lite0csid0_litevfe_lite1csid1_litevfe_lite2csid2_litevfe_lite3csid3_litevfe3csid3�gh�������������������csid1_litevfe_lite1csiphy3csid0vfe0csid1vfe1csid0_litevfe_lite0csiphy0csiphy1csiphy2csid2vfe2csid3_litecsid2_litevfe_lite3vfe_lite2csid3vfe3(�������ife0ife1ife2ife3top@r��"�,�$�-�&�.�(�/�*�5�6�8�9�<�=�?�@�C�D�F�G�J�K�M�N�Q�S�T�V�X�Y�[�]�^�`�b�c++� camnoc_axicpas_ahbcsiphy0csiphy0_timercsiphy1csiphy1_timercsiphy2csiphy2_timercsiphy3csiphy3_timervfe0_axivfe0vfe0_cphy_rxvfe0_csidvfe1_axivfe1vfe1_cphy_rxvfe1_csidvfe2_axivfe2vfe2_cphy_rxvfe2_csidvfe3_axivfe3vfe3_cphy_rxvfe3_csidvfe_lite0vfe_lite0_cphy_rxvfe_lite0_csidvfe_lite1vfe_lite1_cphy_rxvfe_lite1_csidvfe_lite2vfe_lite2_cphy_rxvfe_lite2_csidvfe_lite3vfe_lite3_cphy_rxvfe_lite3_csidgcc_axi_hfgcc_axi_sf�), �, �, @�, `�, ��, ��, ��, ��,$�,$ �,$@�,$`�,$��,$��,$��,$��` 89� � � 0�cam_ahbcam_hf_mnoccam_sf_mnoccam_sf_icp_mnoc ^disabledports port@0n port@1n port@2n port@3n clock-controller@ad000002qcom,sc8280xp-camccn �r+--.�6#=e*Z�display-subsystem@ae000002qcom,sc8280xp-mdssn �mdssr+-��< ifaceahbcore S0 � � �mdp0-memmdp1-mem ),��k��� Q^okayZ�display-controller@ae010002qcom,sc8280xp-dpu n �� �  mdpvbif0r+.+/��?�<�K! busnrt_busifacelutcorevsync��6F�KV$���ports port@0nendpoint �Z�port@4nendpoint �Z�port@5nendpoint �Z�port@6nendpoint �Z�opp-table2operating-points-v2Z�opp-200000000� ��#opp-300000000��$opp-375000000�Z �mopp-500000000��e@opp-600000000�#�F�displayport-controller@ae900002qcom,sc8280xp-dpPn � � � � �� (r�����; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelF��=//~/�dpI���6 ^disabledports port@0nendpoint �Z�port@1nendpointopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�mopp-810000000�0G��@displayport-controller@ae980002qcom,sc8280xp-dpPn � � � � �� (r����� ; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelF��!=00~0�dpI���6 ^disabledports port@0nendpoint �Z�port@1nendpointopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�mopp-810000000�0G��@displayport-controller@ae9a0002qcom,sc8280xp-dpPn � � � � �(r��%�'�*�+; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel�~��dp�6F�(�,=����I^okayTports port@0nendpoint �Z�port@1nendpoint �Z�opp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�mopp-810000000�0G��@displayport-controller@aea00002qcom,sc8280xp-dpPn � � � � �(r��/�1�4�5; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel�~��dp�6F�2�6=����I^okayTports port@0nendpoint �Z�port@1nendpoint �Z�opp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�mopp-810000000�0G��@phy@aec2a002qcom,sc8280xp-dp-phy@n �*� �"� �&� � �r�%�  auxcfg_ahb�6 =�^okay�L�MZ�phy@aec5a002qcom,sc8280xp-dp-phy@n �Z� �R� �V� �P�r�/�  auxcfg_ahb�6 =�^okay�L�MZ�clock-controller@af000002qcom,sc8280xp-dispcc0n �dr+--.//00�����6=*e^okayZ�interrupt-controller@b2200002qcom,sc8280xp-pdcqcom,pdc n "��`�_�((�672;8>v@�B�EVF6|a�~���!�������Y������C�������z����������������� �y�t���Y�\�����n���/�������������r���Zxthermal-sensor@c251000"2qcom,sc8280xp-tsensqcom,tsens-v2 n %� "@o qxzx|uplowcritical}Z�thermal-sensor@c252000"2qcom,sc8280xp-tsensqcom,tsens-v2 n % � "Poqx{x}uplowcritical}thermal-sensor@c263000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &0� " oqxxuplowcritical}Z�restart@c264000 2qcom,psholdn &@ ^reservedthermal-sensor@c265000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &P� "0oqxxuplowcritical}Z�power-management@c300000%2qcom,sc8280xp-aoss-qmpqcom,aoss-qmpn 0q* �*=Z_sram@c3f00002qcom,rpmh-statsn ?�_spmi@c4400002qcom,spmi-pmic-arbPn D ``p @�`corechnlsobsrvrintrcnfg periph_irq qx�� ��pmic@02qcom,pm8150qcom,spmi-pmicn rtc@60002qcom,pm8941-rtcn`a rtcalarmagpio@c000 2qcom,pm8150-gpioqcom,spmi-gpion�Yu= i��Z=max20411-en-state�gpio2�normal�Z>pmic@42qcom,pm8150qcom,spmi-pmicn nvram@b1102qcom,spmi-sdamn�  Q�� ^disabledgpio@c000 2qcom,pm8150-gpioqcom,spmi-gpion�Yu� i��Z�usb2-en-state�gpio9�normal���Z�pmic@82qcom,pm8150qcom,spmi-pmicn gpio@c000 2qcom,pm8150-gpioqcom,spmi-gpion�Yu� i��Z�usb3-en-state�gpio5�normal���Z�pmic@c2qcom,pm8150qcom,spmi-pmicn  gpio@c000 2qcom,pm8150-gpioqcom,spmi-gpion�Yu� i��Z�usb4-en-state�gpio5�normal���Z�usb5-en-state�gpio9�normal���Z�pinctrl@f1000002qcom,sc8280xp-tlmmn0 �Yi��uA��xZAcci0-default-stateZ�cci0-i2c0-default-pins�gpio113gpio114�cci_i2c��cci0-i2c1-default-pins�gpio115gpio116�cci_i2c��cci0-sleep-stateZ�cci0-i2c0-sleep-pins�gpio113gpio114�cci_i2c��cci0-i2c1-sleep-pins�gpio115gpio116�cci_i2c��cci1-default-stateZ�cci1-i2c0-default-pins�gpio10gpio11�cci_i2c��cci1-i2c1-default-pins�gpio123gpio124�cci_i2c��cci1-sleep-stateZ�cci1-i2c0-sleep-pins�gpio10gpio11�cci_i2c��cci1-i2c1-sleep-pins�gpio123gpio124�cci_i2c��cci2-default-stateZ�cci2-i2c0-default-pins�gpio117gpio118�cci_i2c��cci2-i2c1-default-pins�gpio12gpio13�cci_i2c��cci2-sleep-stateZ�cci2-i2c0-sleep-pins�gpio117gpio118�cci_i2c��cci2-i2c1-sleep-pins�gpio12gpio13�cci_i2c��cci3-default-stateZ�cci3-i2c0-default-pins�gpio145gpio146�cci_i2c��cci3-i2c1-default-pins�gpio164gpio165�cci_i2c��cci3-sleep-stateZ�cci3-i2c0-sleep-pins�gpio145gpio146�cci_i2c��cci3-i2c1-sleep-pins�gpio164gpio165�cci_i2c��pcie2a-default-stateZGclkreq-n-pins�gpio142�pcie2a_clkreq��perst-n-pins�gpio143�gpio��wake-n-pins�gpio145�gpio��pcie3a-default-stateZFclkreq-n-pins�gpio150�pcie3a_clkreq��perst-n-pins�gpio151�gpio��wake-n-pins�gpio56�gpio��pcie3b-default-stateZEclkreq-n-pins�gpio152�pcie3b_clkreq��perst-n-pins�gpio153�gpio��wake-n-pins�gpio130�gpio��pcie4-default-stateZBclkreq-n-pins�gpio140 �pcie4_clkreq��perst-n-pins�gpio141�gpio��wake-n-pins�gpio139�gpio��qup1-i2c4-state �gpio0gpio1�qup12��Z<iommu@15000000#2qcom,sc8280xp-smmu-500arm,mmu-500n��@Aghijklmnopqrstuv������������;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY���������������������������������������������������������������~}|{zZ,interrupt-controller@17a00000 2arm,gic-v3�� n��  �  QZmsi-controller@17a400002arm,gic-v3-itsn�  -Z?watchdog@17c10000%2qcom,apss-wdt-sc8280xpqcom,kpss-wdtn�r. timer@17c200002arm,armv7-timer-memn� Q frame@17c21000 8n�� frame@17c23000 8  n�0 ^disabledframe@17c25000 8  n�P ^disabledframe@17c27000 8  n�` ^disabledframe@17c29000 8  n ^disabledframe@17c2b000 8  n° ^disabledframe@17c2d000 8 n�� ^disabledrsc@182000002qcom,rpmh-rsc0n !"drv-0drv-1drv-2$ E  U a apps_rsc�%bcm-voter2qcom,bcm-voterZ"clock-controller2qcom,sc8280xp-rpmh-clk= xor�Z-power-controller2qcom,sa8540p-rpmhpd*��Z6opp-table2operating-points-v2Z�opp1uopp2u0opp3u@Z#opp4u�Z$opp5u�Zmopp6uZ@opp7u@opp8uPopp9u�opp10u�Z�regulators-02qcom,pm8150-rpmh-regulators qaldo3 ~vreg_l3a�O��n� �ZDldo5 ~vreg_l5a� �� � �ZYldo7 ~vreg_l7a�w@�w@ �ZZldo13 ~vreg_l13a�.��.� �Z[ldo11 ~vreg_l11a� m�� m� �ZCregulators-12qcom,pm8150-rpmh-regulators qcldo1 ~vreg_l1c� �� � �Zoldo2 ~vreg_l2c�.��.� �Zqldo3 ~vreg_l3c�O��O� � � �ZPldo4 ~vreg_l4c�O��n� �Zrldo6 ~vreg_l6c�O��O� � � �ZJldo7 ~vreg_l7c�w@�w@ �Zpldo10 ~vreg_l10c�&5@�&5@ � � �ZOldo17 ~vreg_l17c�&5@�&5@ � � �ZIregulators-22qcom,pm8150-rpmh-regulators qgldo3 ~vreg_l3g�O��O� �ZMldo7 ~vreg_l7g�w@�w@ �Z\ldo8 ~vreg_l8g� �� � �ZLldo11 ~vreg_l11g� �� � �Zuinterconnect@18590000#2qcom,sc8280xp-epss-l3qcom,epss-l3nYr-+  xoalternate�Zcpufreq@18591000-2qcom,sc8280xp-cpufreq-epssqcom,cpufreq-epss nYY freq-domain0freq-domain1 dcvsh-irq-0dcvsh-irq-1r-+  xoalternate �=Zremoteproc@1b3000002qcom,sc8280xp-nsp0-pasn0@qB����#wdogfatalreadyhandoverstop-ackr- xo�6 �nsp���stop � ^okay�qcom/sa8540p/cdsp.mbnglink-edgeq* �*nsp0�fastrpc 2qcom,fastrpcfastrpcglink-apps-dspcdsp compute-cb@12qcom,fastrpc-compute-cbn ),1� compute-cb@22qcom,fastrpc-compute-cbn ),1� compute-cb@32qcom,fastrpc-compute-cbn ),1� compute-cb@42qcom,fastrpc-compute-cbn ),1� compute-cb@52qcom,fastrpc-compute-cbn ),1� compute-cb@62qcom,fastrpc-compute-cbn ),1� compute-cb@72qcom,fastrpc-compute-cbn ),1� compute-cb@82qcom,fastrpc-compute-cbn ),1� compute-cb@92qcom,fastrpc-compute-cbn  ),1� compute-cb@102qcom,fastrpc-compute-cbn  ),1� compute-cb@112qcom,fastrpc-compute-cbn  ),1� compute-cb@122qcom,fastrpc-compute-cbn  ),1� compute-cb@132qcom,fastrpc-compute-cbn  ),1� compute-cb@142qcom,fastrpc-compute-cbn ),1� remoteproc@213000002qcom,sc8280xp-nsp1-pasn!0@qw����#wdogfatalreadyhandoverstop-ackr- xo�6 �nsp���stop � ^okay�qcom/sa8540p/cdsp1.mbnglink-edgeq* �*nsp1� display-subsystem@220000002qcom,sc8280xp-mdssn"mdssr+-tt< ifaceahbcore0 � � �mdp0-memmdp1-mem a ),�tkt�� Q^okayZ�display-controller@220010002qcom,sc8280xp-dpu n"�"  mdpvbif0r+.+/tt?t<tK! busnrt_busifacelutcorevsync��6FtKV$���ports port@0nendpoint �Z�port@4nendpoint �Z�port@5nendpoint �Z�port@6nendpoint �Z�opp-table2operating-points-v2Z�opp-200000000� ��#opp-300000000��$opp-375000000�Z �mopp-500000000��e@opp-600000000�#�F�displayport-controller@220900002qcom,sc8280xp-dpPn" " " " " (rttttt; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel� ~��dp�6Ftt=����I^okayTports port@0nendpoint �Z�port@1nendpoint �Z�opp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�mopp-810000000�0G��@displayport-controller@220980002qcom,sc8280xp-dpPn" �" �" �" �" �(rttttt ; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel� ~��dp�6Ftt!=����I^okayTports port@0nendpoint �Z�port@1nendpoint �Z�opp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�mopp-810000000�0G��@displayport-controller@2209a0002qcom,sc8280xp-dpPn" �" �" �" �" �(rtt%t't*t+; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel�~��dp�6Ft(t,=����I^okayTports port@0nendpoint �Z�port@1nendpoint �Z�opp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�mopp-810000000�0G��@displayport-controller@220a00002qcom,sc8280xp-dpPn" " " " " (rtt/t1t4t5; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel�~��dp�6Ft2t6=����I^okayTports port@0nendpoint �Z�port@1nendpoint �Z�opp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�mopp-810000000�0G��@phy@220c2a002qcom,sc8280xp-dp-phy@n" *�" "�" &�" �rt%t  auxcfg_ahb�6 =�^okay�u�MZ�phy@220c5a002qcom,sc8280xp-dp-phy@n" Z�" R�" V�" P�rt/t  auxcfg_ahb�6 =�^okay�u�MZ�clock-controller@221000002qcom,sc8280xp-dispcc1n"dr+--���������6=*e^okayZtethernet@230000002qcom,sc8280xp-ethqos n##`stmmacethrgmii r+9+>+:+< stmmacethpclkptp_refrgmii��macirqeth_lpi ),@�+ 09 BP ^disabledsoundthermal-zonescpu0-thermal �� ��tripscpu-crit �� � icriticalcpu1-thermal �� ��tripscpu-crit �� � icriticalcpu2-thermal �� ��tripscpu-crit �� � icriticalcpu3-thermal �� ��tripscpu-crit �� � icriticalcpu4-thermal �� ��tripscpu-crit �� � icriticalcpu5-thermal �� ��tripscpu-crit �� � icriticalcpu6-thermal �� ��tripscpu-crit �� � icriticalcpu7-thermal �� ��tripscpu-crit �� � icriticalcluster0-thermal �� �� tripscpu-crit �� � icriticalgpu-thermal �� ��cooling-mapsmap0 %� *���������tripstrip-point0 L �ipassiveZ�trip-point1 �� � icriticalmem-thermal �� ��tripstrip-point0 _� �ihottimer2arm,armv8-timer0 �� � �aliases$ 9/soc@0/geniqup@8c0000/serial@884000chosen Aserial0:115200n8dp2-connector 2dp-connectorDP2imini MAportendpoint �Z�dp3-connector 2dp-connectorDP3imini MA-portendpoint �Z�edp0-connector 2dp-connectorEDP0imini MAportendpoint �Z�edp1-connector 2dp-connectorEDP1imini MAportendpoint �Z�edp2-connector 2dp-connectorEDP2imini MAportendpoint �Z�edp3-connector 2dp-connectorEDP3imini MAportendpoint �Z�regulator-usb2-vbus2regulator-fixed ~USB2_VBUS W� ���default \ oregulator-usb3-vbus2regulator-fixed ~USB3_VBUS W����default \ oregulator-usb4-vbus2regulator-fixed ~USB4_VBUS W����default \ oregulator-usb5-vbus2regulator-fixed ~USB5_VBUS W� ���default \ o interrupt-parent#address-cells#size-cellsmodelcompatible#clock-cellsclock-frequencyphandledevice_typeregclocksenable-methodcapacity-dmips-mhzdynamic-power-coefficientnext-level-cachepower-domainspower-domain-namesqcom,freq-domainoperating-points-v2interconnects#cooling-cellscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopqcom,dload-mode#interconnect-cellsqcom,bcm-votersopp-sharedopp-hzopp-peak-kBpsrequired-oppsinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-rangesreg-namesclock-namesinterrupt-namesiommussnps,tsosnps,pblrx-fifo-depthtx-fifo-depthstatus#reset-cells#mbox-cellsbitsinterconnect-namespinctrl-0pinctrl-namesregulator-min-microvoltregulator-max-microvoltenable-gpiosbus-rangedma-coherentlinux,pci-domainnum-lanesmsi-mapinterrupt-map-maskinterrupt-mapassigned-clocksassigned-clock-ratesresetsreset-namesphysphy-namesperst-gpioswake-gpiosclock-output-names#phy-cellsvdda-phy-supplyvdda-pll-supplyqcom,4ln-config-sellanes-per-directionfreq-table-hzreset-gpiosvcc-supplyvcc-max-microampvccq-supplyvccq-max-microamp#hwlock-cellsqcom,gmuopp-levelmemory-regionfirmware-namevdd-gfx-supply#iommu-cells#global-interruptsvdda18-supplyvdda33-supplyqcom,qmpqcom,smem-statesqcom,smem-state-nameslabelqcom,glink-channelsqcom,domainqcom,intents#sound-dai-cellsqcom,protection-domainqcom,din-portsqcom,dout-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2qcom,ports-hstartqcom,ports-hstopqcom,ports-word-lengthqcom,ports-block-pack-modeqcom,ports-lane-controlqcom,ports-block-group-countgpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthslew-ratebias-disablebias-bus-holdoutput-highinput-enableoutput-lowbias-pull-downbus-widthopp-avg-kBpsremote-endpointwakeup-sourcedr_modepinctrl-1assigned-clock-parentsdata-lanesqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,eeqcom,channeloutput-enableqcom,drive-strengthpower-sourcewakeup-parentbias-pull-up#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idregulator-nameregulator-initial-moderegulator-allow-set-loadregulator-allowed-modes#freq-domain-cellspolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-deviceserial0stdout-pathhpd-gpiosgpioenable-active-highregulator-always-on