� ���8�( �� ,Qualcomm SC8280XP CRD 2qcom,sc8280xp-crdqcom,sc8280xpclocksxo-board-clk 2fixed-clock=JI�Z�sleep-clk 2fixed-clock=J�Z.cpus cpu@0bcpu2arm,cortex-a78cnrypsci���%���psci�� Zl2-cache2cache(4�Zl3-cache2cache(4Zcpu@100bcpu2arm,cortex-a78cnrypsci���%�� �psci�� Zl2-cache2cache(4�Zcpu@200bcpu2arm,cortex-a78cnrypsci���%� � �psci�� Zl2-cache2cache(4�Z cpu@300bcpu2arm,cortex-a78cnrypsci���%� � �psci�� Zl2-cache2cache(4�Z cpu@400bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu@500bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu@600bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu@700bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu-mapcluster0core0Bcore1Bcore2Bcore3Bcore4Bcore5Bcore6Bcore7Bidle-statesFpscicpu-sleep-0-02arm,idle-stateSlittle-rail-power-collapsec@zc���^�Z&cpu-sleep-1-02arm,idle-stateSbig-rail-power-collapsec@z������Z'domain-idle-statescluster-sleep-02domain-idle-statecA�Dz ����'Z(firmwarescm2qcom,scm-sc8280xpqcom,scm  �!0interconnect-aggre1-noc2qcom,sc8280xp-aggre1-noc��"Z:interconnect-aggre2-noc2qcom,sc8280xp-aggre2-noc��"Zinterconnect-clk-virt2qcom,sc8280xp-clk-virt��"Z7interconnect-config-noc2qcom,sc8280xp-config-noc��"Z9interconnect-dc-noc2qcom,sc8280xp-dc-noc��"interconnect-gem-noc2qcom,sc8280xp-gem-noc��"Z8interconnect-lpass-ag-noc2qcom,sc8280xp-lpass-ag-noc��"interconnect-mc-virt2qcom,sc8280xp-mc-virt��"Z interconnect-mmss-noc2qcom,sc8280xp-mmss-noc��"Z�interconnect-nspa-noc2qcom,sc8280xp-nspa-noc��"Z�interconnect-nspb-noc2qcom,sc8280xp-nspb-noc��"Z�interconnect-system-noc2qcom,sc8280xp-system-noc��"memory@80000000bmemoryn�opp-table-cpu02operating-points-v2�Zopp-300000000���|opp-403200000�X��opp-499200000��0�`opp-595200000�#z@opp-691200000�)2�H opp-806400000�0�wopp-902400000�5Ɉ��opp-1017600000�<�X��opp-1113600000�B`0 opp-1209600000�H;�opp-1324800000�N��j�opp-1440000000�UԨ��opp-1555200000�\�x�opp-1670400000�c�H�opp-1785600000�jn9opp-1881600000�p&�9opp-1996800000�w�9opp-2112000000�}�9opp-2227200000���`9opp-2342400000���09opp-2438400000��W9opp-table-cpu42operating-points-v2�Zopp-825600000�15�wopp-940800000�8x��opp-1056000000�>�H��opp-1171200000�E�;�opp-1286400000�L��j�opp-1401600000�S����opp-1516800000�Zh�Ȁopp-1632000000�aFX�opp-1747200000�h$(9opp-1862400000�o�9opp-1977600000�u��9opp-2073600000�{��9opp-2169600000��Qx9opp-2284800000��/H9opp-2400000000�� 9opp-2496000000����9opp-2592000000��~�9opp-2688000000��7�9opp-2803200000��p9opp-2899200000���H9opp-2995200000��� 9opp-table-qup100mhz2operating-points-v2Z;opp-75000000�xh�#opp-100000000���$pmu2arm,armv8-pmuv3 psci 2arm,psci-1.0�smcpower-domain-cpu0*�%>&Zpower-domain-cpu1*�%>&Z power-domain-cpu2*�%>&Z power-domain-cpu3*�%>&Z power-domain-cpu4*�%>'Zpower-domain-cpu5*�%>'Zpower-domain-cpu6*�%>'Zpower-domain-cpu7*�%>'Zpower-domain-cpu-cluster0*>(Z%reserved-memory Qreserved-region@80000000n��Xcmd-db-region@80860000 2qcom,cmd-dbn��Xreserved-region@80880000n��Xsmem-region@80900000 2qcom,smemn�� X_)reserved-region@80b00000n��Xreserved-region@83b00000n��pXreserved-region@85b00000n���Xadsp-region@86c00000n��XZ_cdsp0-region@8a100000n��XZ�cdsp1-region@8c600000n�`�XZ�reserved-region@aeb00000n��`Xgpu-mem@8bf00000n�� XZXlinux,cma2shared-dma-poolglusmp2p-adsp 2qcom,smp2p����* �*��master-kernel�master-kernel�Zaslave-kernel �slave-kernel�Z^smp2p-nsp0 2qcom,smp2p�^��* �*��master-kernel�master-kernel�Z�slave-kernel �slave-kernel�Z�smp2p-nsp1 2qcom,smp2p�ih�* �*�� master-kernel�master-kernel�Z�slave-kernel �slave-kernel�Z�soc@0 2simple-bus Qethernet@200002qcom,sc8280xp-ethqos n`#stmmacethrgmii r+3+8+4+6-stmmacethpclkptp_refrgmii��9macirqeth_lpi I,��+ PY bp ~disabledclock-controller@1000002qcom,gcc-sc8280xpn=�*�r-./012345�6Z+mailbox@4080002qcom,sc8280xp-ipccqcom,ipccn@� ���Z*efuse@784000!2qcom,sc8280xp-qfpromqcom,qfpromnx@0 gpu-speed-bin@18bn��geniqup@8c00002qcom,geni-se-qupn� r+�+� -m-ahbs-ahb I,� Q~okayi2c@8800002qcom,geni-i2cn�@ r+�-se u�6H 7789.: �qup-corequp-configqup-memory ~disabledspi@8800002qcom,geni-spin�@ r+�-se u�6H 7789.: �qup-corequp-configqup-memory ~disabledi2c@8840002qcom,geni-i2cn�@@ r+�-se G�6H 7789.: �qup-corequp-configqup-memory ~disabledspi@8840002qcom,geni-spin�@@ r+�-se G�6H 7789.: �qup-corequp-configqup-memory ~disabledserial@8840002qcom,geni-debug-uartn�@@r+�-se G�;�60 7789.�qup-corequp-config~okayi2c@8880002qcom,geni-i2cn��@ r+�-se H�6H 7789.: �qup-corequp-configqup-memory ~disabledspi@8880002qcom,geni-spin��@ r+�-se H�6H 7789.: �qup-corequp-configqup-memory ~disabledi2c@88c0002qcom,geni-i2cn��@ r+�-se I�6H 7789.: �qup-corequp-configqup-memory ~disabledspi@88c0002qcom,geni-spin��@ r+�-se I�6H 7789.: �qup-corequp-configqup-memory ~disabledi2c@8900002qcom,geni-i2cn�@ r+�-se J�6H 7789.: �qup-corequp-configqup-memory ~disabledspi@8900002qcom,geni-spin�@ r+�-se J�6H 7789.: �qup-corequp-configqup-memory ~disabledi2c@8940002qcom,geni-i2cn�@@-ser+� K �6H 7789.: �qup-corequp-configqup-memory~okayJ��default�<touchpad@15 2hid-over-i2cn� �=��>�default�?�keyboard@68 2hid-over-i2cnh� �=h�>�default�@�spi@8940002qcom,geni-spin�@@ r+�-se K�6H 7789.: �qup-corequp-configqup-memory ~disabledi2c@8980002qcom,geni-i2cn��@ -ser+� A�6H 7789.: �qup-corequp-configqup-memory ~disabledspi@8980002qcom,geni-spin��@ r+�-se A�6H 7789.: �qup-corequp-configqup-memory ~disabledi2c@89c0002qcom,geni-i2cn��@ -ser+� B�6H 7789.: �qup-corequp-configqup-memory ~disabledspi@89c0002qcom,geni-spin��@ r+�-se B�6H 7789.: �qup-corequp-configqup-memory ~disabledgeniqup@9c00002qcom,geni-se-qupn�`r+�+� -m-ahbs-ahb I,c Q~okayi2c@9800002qcom,geni-i2cn�@ -ser+� Y�6H 7789,: �qup-corequp-configqup-memory ~disabledspi@9800002qcom,geni-spin�@ r+�-se Y�6H 7789,: �qup-corequp-configqup-memory ~disabledi2c@9840002qcom,geni-i2cn�@@ -ser+� Z�6H 7789,: �qup-corequp-configqup-memory ~disabledspi@9840002qcom,geni-spin�@@ r+�-se Z�6H 7789,: �qup-corequp-configqup-memory ~disabledi2c@9880002qcom,geni-i2cn��@ -ser+� [�6H 7789,: �qup-corequp-configqup-memory ~disabledspi@9880002qcom,geni-spin��@ r+�-se [�6H 7789,: �qup-corequp-configqup-memory ~disabledserial@9880002qcom,geni-uartn��@r+�-se [�;�60 7789,�qup-corequp-config ~disabledi2c@98c0002qcom,geni-i2cn��@ -ser+� \�6H 7789,: �qup-corequp-configqup-memory ~disabledspi@98c0002qcom,geni-spin��@ r+�-se \�6H 7789,: �qup-corequp-configqup-memory ~disabledi2c@9900002qcom,geni-i2cn�@-ser+� ] �6H 7789,: �qup-corequp-configqup-memory~okayJ��default�Atouchscreen@10 2hid-over-i2cn� �=��>�default�Bspi@9900002qcom,geni-spin�@ r+�-se ]�6H 7789,: �qup-corequp-configqup-memory ~disabledi2c@9940002qcom,geni-i2cn�@@ -ser+� ^�6H 7789,: �qup-corequp-configqup-memory ~disabledspi@9940002qcom,geni-spin�@@ r+�-se ^�6H 7789,: �qup-corequp-configqup-memory ~disabledi2c@9980002qcom,geni-i2cn��@ -ser+� _�6H 7789,: �qup-corequp-configqup-memory ~disabledspi@9980002qcom,geni-spin��@ r+�-se _�6H 7789,: �qup-corequp-configqup-memory ~disabledi2c@99c0002qcom,geni-i2cn��@ -ser+� `�6H 7789,: �qup-corequp-configqup-memory ~disabledspi@99c0002qcom,geni-spin��@ r+�-se `�6H 7789,: �qup-corequp-configqup-memory ~disabledgeniqup@ac00002qcom,geni-se-qupn�`r+�+� -m-ahbs-ahb I,� Q~okayi2c@a800002qcom,geni-i2cn�@ r+�-se a�6H 7789-: �qup-corequp-configqup-memory ~disabledspi@a800002qcom,geni-spin�@ r+�-se a�6H 7789-: �qup-corequp-configqup-memory ~disabledi2c@a840002qcom,geni-i2cn�@@ r+�-se b�6H 7789-: �qup-corequp-configqup-memory ~disabledspi@a840002qcom,geni-spin�@@ r+�-se b�6H 7789-: �qup-corequp-configqup-memory ~disabledi2c@a880002qcom,geni-i2cn��@ r+�-se c�6H 7789-: �qup-corequp-configqup-memory ~disabledspi@a880002qcom,geni-spin��@ r+�-se c�6H 7789-: �qup-corequp-configqup-memory ~disabledi2c@a8c0002qcom,geni-i2cn��@ r+�-se d�6H 7789-: �qup-corequp-configqup-memory ~disabledspi@a8c0002qcom,geni-spin��@ r+�-se d�6H 7789-: �qup-corequp-configqup-memory ~disabledi2c@a900002qcom,geni-i2cn�@ r+�-se e�6H 7789-: �qup-corequp-configqup-memory ~disabledspi@a900002qcom,geni-spin�@ r+�-se e�6H 7789-: �qup-corequp-configqup-memory ~disabledi2c@a940002qcom,geni-i2cn�@@ r+�-se f�6H 7789-: �qup-corequp-configqup-memory ~disabledspi@a940002qcom,geni-spin�@@ r+�-se f�6H 7789-: �qup-corequp-configqup-memory ~disabledi2c@a980002qcom,geni-i2cn��@ r+�-se C�6H 7789-: �qup-corequp-configqup-memory ~disabledspi@a980002qcom,geni-spin��@ r+�-se C�6H 7789-: �qup-corequp-configqup-memory ~disabledi2c@a9c0002qcom,geni-i2cn��@ r+�-se D�6H 7789-: �qup-corequp-configqup-memory ~disabledspi@a9c0002qcom,geni-spin��@ r+�-se D�6H 7789-: �qup-corequp-configqup-memory ~disabledrng@10d3000 2qcom,prng-een 0r--corepcie@1c00000bpci2qcom,pcie-sc8280xp`n�000 �00�0#parfdbielbiatuconfigmhi 8Q0 0000��� (C0����9msi0msi1msi2msi30�C����Hr+�+�+�+�+�+&+ + +$Y-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfcnoc_qxQ+�a$�0  89Q�pcie-memcpu-pciev+ }pci�+D�5�pciephy~okay� �=� �=��E�default�Fpcie@0bpcin�� Qphy@1c06000"2qcom,sc8280xp-qmp-gen3x1-pcie-phyn�` 0r+�+�+�+W+�+�$-auxcfg_ahbrefrchngpipepipediv2Q+Wa���+v+#}phy=�pcie_4_pipe_clk�~okay�G�HZ5pcie@1c08000bpci2qcom,pcie-sc8280xp`n��022 �22��#parfdbielbiatuconfigmhi 8Q2 2020��� (C 0����9msi0msi1msi2msi30�C@r+�+�+�+�+�+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfQ+�a$�0  89P�pcie-memcpu-pciev+}pci�+D�4�pciephy ~disabledpcie@0bpcin�� Qphy@1c0e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phyn�� 0r+�+�++V+�+�$-auxcfg_ahbrefrchngpipepipediv2Q+Va���+v+}phy=�pcie_3b_pipe_clk� ~disabledZ4pcie@1c10000bpci2qcom,pcie-sc8280xp`n�044 �44�0#parfdbielbiatuconfigmhi 8Q4 4040��� (C 089:v9msi0msi1msi2msi30�C� @r+�+�+�+�+�+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfQ+�a$�0  89O�pcie-memcpu-pciev+}pci�+D�3�pciephy~okay �=� �=��I�default�Jpcie@0bpcin�� Qphy@1c14000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy n�@ �` 0r+�+�++U+�+�$-auxcfg_ahbrefrchngpipepipediv2Q+Ua���+v+}phy  !�D=�pcie_3a_pipe_clk�~okay�G�HZ3pcie@1c18000bpci2qcom,pcie-sc8280xp`n��088 �88��#parfdbielbiatuconfigmhi 8Q8 8080��� (C 023459msi0msi1msi2msi30�Cw���@r+t+v+w+}+~+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfQ+ta$�0  89N�pcie-memcpu-pciev+}pci�+D�2�pciephy ~disabledpcie@0bpcin�� Qphy@1c1e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phyn�� 0r+t+v+h+T+y+|$-auxcfg_ahbrefrchngpipepipediv2Q+Ta���+v+}phy=�pcie_2b_pipe_clk� ~disabledZ2pcie@1c20000bpci2qcom,pcie-sc8280xp`n�0<< �<<�0#parfdbielbiatuconfigmhi 8Q< <0<0��� (C 0V   9msi0msi1msi2msi30�C@r+i+k+l+r+s+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfQ+ia$�0  89M�pcie-memcpu-pciev+ }pci�+D�1�pciephy~okay �=� �=��K�default�Lpcie@0bpcin�� Qphy@1c24000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy n�@ �` 0r+i+k+h+S+n+q$-auxcfg_ahbrefrchngpipepipediv2Q+Sa���+v+}phy  !�D=�pcie_2a_pipe_clk�~okay�G�HZ1ufs@1d84000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0n�@0  �M�ufsphy!�v+1}rst�+D I,�@r+ + + +++++n-core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@5xh��xh��~okay C=�ONZ 5kOw ��ZPphy@1d870002qcom,sc8280xp-qmp-ufs-phyn�pr-++�-refref_auxqref�+vP}ufsphy�~okay�Q�RZMufs@1da4000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0n�@0 }�S�ufsphy!�v+0}rst�+ I,�@r+�+ +�+ ++++n-core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@5xh��xh�� ~disabledZTphy@1da70002qcom,sc8280xp-qmp-ufs-phyn�pr-++�-refref_auxqref�+vT}ufsphy� ~disabledZShwlock@1f400002qcom,tcsr-mutexn��Z)syscon@1fc00002qcom,sc8280xp-tcsrsysconn�Z!gpu@3d000002qcom,adreno-690.0qcom,adreno0n����##kgsl_3d0_reg_memorycx_memcx_dbgc ,IU U �V�W 8 �gfx-mem~okayZ�opp-table2operating-points-v2ZVopp-270000000�߀�@�opp-410000000�p����8opp-500000000��e���8opp-547000000� ������8opp-606000000�$Ӏ�)��opp-640000000�&%��@)��opp-655000000�' ����)��opp-690000000�) ����)��zap-shader�X �qcom/sc8280xp/qcdxkmsuc8280.mbngmu@3d6a000&2qcom,adreno-gmu-690.0qcom,adreno-gmu0n֠@� )#gmursccgmu_pdc019hfigmu8rYY+%+MYYY%-gmucxoaximemnocahbhubsmmu_vote�YY�cxgx IU �ZZWopp-table2operating-points-v2ZZopp-200000000� ���0opp-500000000��e��clock-controller@3d900002qcom,sc8280xp-gpuccn��r-+J+K8-bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_src�6=�*ZYiommu@3da0000B2qcom,sc8280xp-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500n������������������8r+M+NYYYYY�-gcc_gpu_memnoc_gfx_clkgcc_gpu_snoc_dvm_gfx_clkgpu_cc_ahb_clkgpu_cc_hlos1_vote_gpu_smmu_clkgpu_cc_cx_gmu_clkgpu_cc_hub_cx_int_clkgpu_cc_hub_aon_clk�YZUphy@88e500022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn�Pr--refv+,�~okay�[�\�]Z�phy@88e700022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn�pr+-refv+(� ~disabledZphy@88e800022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn��r+-refv+)� ~disabledZ�phy@88e900022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn��r+-refv+*� ~disabledZ�phy@88ea00022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn��r+-refv++� ~disabledZ�phy@88ef0002qcom,sc8280xp-qmp-usb3-uni-phyn��  r+6+4+8+9-auxrefcom_auxpipev+;+? }phyphy_phy�+ =�usb2_phy0_pipe_clk� ~disabledZ�phy@88f10002qcom,sc8280xp-qmp-usb3-uni-phyn�  r+6+5+8+;-auxrefcom_auxpipev+<+@ }phyphy_phy�+ =�usb2_phy1_pipe_clk� ~disabledZ�remoteproc@30000002qcom,sc8280xp-adsp-pasnL��^^^^^09wdogfatalreadyhandoverstop-ackshutdown-ackr--xo�66�lcxlmx�_` astop~okay�qcom/sc8280xp/qcadsp8280.mbnglink-edge�* �*2lpass�gpr 2qcom,gpr 8adsp_appsLX service@1 2qcom,q6apmnevavs/audiomsm/adsp/audio_pddais2qcom,q6apm-dais I, bedais2qcom,q6apm-lpass-daiseservice@2 2qcom,q6prmnvavs/audiomsm/adsp/audio_pdclock-controller2qcom,q6prm-lpass-clocks=Zbrxmacro@32000002qcom,sc8280xp-lpass-rx-macron 4rb@bAbfbgc-mclknplmacrodcodecfsgenQb@bAa$�$��mclk=e�default�d ~disabledZesoundwire@32100002qcom,soundwire-v1.6.0n!  �re-ifacevf}swr_audio_cgcr2RX���� � ����������%����@X�����e  ~disabledtxmacro@32200002qcom,sc8280xp-lpass-tx-macron"�default�g4rb9b:bfbgc-mclknplmacrodcodecfsgenQb9b:a$�$��mclk=e ~disabledZjcodec@32400002qcom,sc8280xp-lpass-wsa-macron$4rbBbCbfbgc-mclknplmacrodcodecfsgenQbBbCa$�$�=�mclke�default�h ~disabledZisoundwire@3250000n% 2qcom,soundwire-v1.6.0 �ri-ifacevf}swr_audio_cgcr2WSA���??�   �����������������������������%������X��������@��������e  ~disabledclock-controller@32a90002qcom,sc8280xp-lpassaudioccn*�=�Zfsoundwire@33300002qcom,soundwire-v1.6.0n3 � 9corewakeuprj-ifacevk}swr_audio_cgcr2TXe �����%������������������X����@ ~disabledcodec@33700002qcom,sc8280xp-lpass-va-macron70rb9bfbgb:-mclkmacrodcodecnpl Qb9a$�=�fsgene ~disabledZcpinctrl@33c0000 2qcom,sc8280xp-lpass-lpi-pinctrl n<Uu��lrbfbg -coreaudio ~disabledZltx-swr-default-stateZgclk-pins�gpio0 �swr_tx_clk���data-pins �gpio1gpio2 �swr_tx_data���rx-swr-default-stateZdclk-pins�gpio3 �swr_rx_clk���data-pins �gpio4gpio5 �swr_rx_data���dmic01-default-stateclk-pins�gpio6 �dmic1_clk��data-pins�gpio7 �dmic1_data��dmic01-sleep-stateclk-pins�gpio6 �dmic1_clk���data-pins�gpio7 �dmic1_data��dmic23-default-stateclk-pins�gpio8 �dmic2_clk��data-pins�gpio9 �dmic2_data��dmic23-sleep-stateclk-pins�gpio8 �dmic2_clk���data-pins�gpio9 �dmic2_data��wsa-swr-default-stateZhclk-pins�gpio10 �wsa_swr_clk���data-pins�gpio11 �wsa_swr_data���wsa2-swr-default-stateclk-pins�gpio15 �wsa2_swr_clk���data-pins�gpio16�wsa2_swr_data���clock-controller@33e00002qcom,sc8280xp-lpassccn> =�Zkmmc@8804000&2qcom,sc8280xp-sdhciqcom,sdhci-msm-v5n�@��9hc_irqpwr_irqr+�+�--ifacecorexov+.0  89/�sdhc-ddrcpu-sdhc I,��6�m~okay�no�defaultsleep&p2q ?=�opp-table2operating-points-v2Zmopp-100000000���#w@�H��opp-202000000� F�rRe�jH @phy@88eb0002qcom,sc8280xp-qmp-usb43dp-phyn��@ r+=+`+?+@-auxrefcom_auxusb3_pipe�+ v+9+F }phycommon=�~okay�[�HUZ/ports port@0nendpointhsZ�port@1nendpointhtZ�port@2nendpointhuZ�phy@890200022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn� �r--refv+-~okay�v�\�wZ�phy@89030002qcom,sc8280xp-qmp-usb43dp-phyn�0@ r+B+^+D+E-auxrefcom_auxusb3_pipe�+ v+:+B }phycommon=�~okay�v�RUZ0ports port@0nendpointhxZ�port@1nendpointhyZ�port@2nendpointhzZ�phy@8909a002qcom,sc8280xp-dp-phy@n������������r{{ -auxcfg_ahb�6 =� ~disabledZ�phy@890ca002qcom,sc8280xp-dp-phy@n������������r{{ -auxcfg_ahb�6 =� ~disabledZ�pmu@909100002qcom,sc8280xp-llcc-bwmonqcom,sc7280-llcc-bwmonn  Q  �|opp-table2operating-points-v2Z|opp-0 ��opp-1>�opp-2�popp-3'��opp-4,�hopp-5;0Xopp-6N�(opp-7Z�opp-8ci8opp-9y��opp-10|%@opp-11�A�opp-12�pmu@90b6400*2qcom,sc8280xp-cpu-bwmonqcom,sdm845-bwmonn d E 88�}opp-table2operating-points-v2Z}opp-0"�opp-1E��opp-2l}popp-3���opp-4��opp-5�9`opp-6�ёsystem-cache-controller@92000002qcom,sc8280xp-llcc�n � (� 0� 8� @� H� P� X� `�l#llcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_base Fusb@a4f8800 2qcom,sc8280xp-dwc3-mpqcom,dwc3n O� QHr++ + +%+"++++�R-cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sysQ+"+ a$� ������YX��\[~~~~�~�~�~�~�~�~~�9pwr_event_1pwr_event_2pwr_event_3pwr_event_4hs_phy_1hs_phy_2hs_phy_3hs_phy_4dp_hs_phy_1dm_hs_phy_1dp_hs_phy_2dm_hs_phy_2dp_hs_phy_3dm_hs_phy_3dp_hs_phy_4dm_hs_phy_4ss_phy_1ss_phy_2�+ Dv+40 : 89;�usb-ddrapps-usb� ~disabledusb@a400000 2snps,dwc3n @� � I,������*�usb2-0usb3-0usb2-1usb3-1usb2-2usb2-3xhostusb@a6f88002qcom,sc8280xp-dwc3qcom,dwc3n o� QHr+ +&++++(++++�R-cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sysQ+(+&a$� ��D�$%~~~�<9pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq�+ Dv+50 : 899�usb-ddrapps-usb�~okayusb@a600000 2snps,dwc3n `� # I,  ��/�usb2-phyusb3-phyxhostports port@0nendpointh�Z�port@1nendpointh�Ztusb@a8f88002qcom,sc8280xp-dwc3qcom,dwc3n �� QHr+!+,++1+.++++�R-cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sysQ+.+,a$� ��D�+~ ~ ~�<9pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq�+ Dv+60 : 89:�usb-ddrapps-usb�~okayusb@a800000 2snps,dwc3n �� * I,` ��0�usb2-phyusb3-phyxhostports port@0nendpointh�Z�port@1nendpointh�Zycci@ac4a000#2qcom,sc8280xp-cciqcom,msm8996-ccin Ġ � r����"�%-camnoc_axislow_ahb_srccpas_ahbcci������defaultsleep  ~disabledi2c-bus@0nJB@ i2c-bus@1nJB@ cci@ac4b000#2qcom,sc8280xp-cciqcom,msm8996-ccin İ  r����"�%-camnoc_axislow_ahb_srccpas_ahbcci������defaultsleep  ~disabledi2c-bus@0nJB@ i2c-bus@1nJB@ cci@ac4c000#2qcom,sc8280xp-cciqcom,msm8996-ccin �� � r����"�%-camnoc_axislow_ahb_srccpas_ahbcci������defaultsleep  ~disabledi2c-bus@0nJB@ i2c-bus@1nJB@ cci@ac4d000#2qcom,sc8280xp-cciqcom,msm8996-ccin �� � r����"�%-camnoc_axislow_ahb_srccpas_ahbcci������defaultsleep  ~disabledi2c-bus@0nJB@ i2c-bus@1nJB@ camss@ac5a0002qcom,sc8280xp-camss@n Š �� �P �p ��@ �0 �`@ ˠ ��@ � �@@ ̀ ̰@ �� � @ �` ͐@ �� �@ �@�#csiphy2csiphy3csiphy0csiphy1vfe0csid0vfe1csid1vfe2csid2vfe_lite0csid0_litevfe_lite1csid1_litevfe_lite2csid2_litevfe_lite3csid3_litevfe3csid3�gh�������������������9csid1_litevfe_lite1csiphy3csid0vfe0csid1vfe1csid0_litevfe_lite0csiphy0csiphy1csiphy2csid2vfe2csid3_litecsid2_litevfe_lite3vfe_lite2csid3vfe3(�������ife0ife1ife2ife3top@r��"�,�$�-�&�.�(�/�*�5�6�8�9�<�=�?�@�C�D�F�G�J�K�M�N�Q�S�T�V�X�Y�[�]�^�`�b�c++�-camnoc_axicpas_ahbcsiphy0csiphy0_timercsiphy1csiphy1_timercsiphy2csiphy2_timercsiphy3csiphy3_timervfe0_axivfe0vfe0_cphy_rxvfe0_csidvfe1_axivfe1vfe1_cphy_rxvfe1_csidvfe2_axivfe2vfe2_cphy_rxvfe2_csidvfe3_axivfe3vfe3_cphy_rxvfe3_csidvfe_lite0vfe_lite0_cphy_rxvfe_lite0_csidvfe_lite1vfe_lite1_cphy_rxvfe_lite1_csidvfe_lite2vfe_lite2_cphy_rxvfe_lite2_csidvfe_lite3vfe_lite3_cphy_rxvfe_lite3_csidgcc_axi_hfgcc_axi_sf�I, �, �, @�, `�, ��, ��, ��, ��,$�,$ �,$@�,$`�,$��,$��,$��,$��` 89� � � 0�cam_ahbcam_hf_mnoccam_sf_mnoccam_sf_icp_mnoc ~disabledports port@0n port@1n port@2n port@3n clock-controller@ad000002qcom,sc8280xp-camccn �r+--.�6#=�*Z�display-subsystem@ae000002qcom,sc8280xp-mdssn �#mdssr+-��<-ifaceahbcore S0 � � �mdp0-memmdp1-mem I,��v�� Q~okayZ�display-controller@ae010002qcom,sc8280xp-dpu n �� �  #mdpvbif0r+.+/��?�<�K!-busnrt_busifacelutcorevsync��6Q�Ka$���ports port@0nendpointh�Z�port@4nendpointh�Z�port@5nendpointh�Z�port@6nendpointh�Z�opp-table2operating-points-v2Z�opp-200000000� ��#opp-300000000��$opp-375000000�Z �ropp-500000000��eDopp-600000000�#�F�displayport-controller@ae900002qcom,sc8280xp-dpPn � � � � �� (r�����;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelQ���//�/�dpe���6~okayports port@0nendpointh�Z�port@1nendpoint�h�Zuopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�ropp-810000000�0G��Ddisplayport-controller@ae980002qcom,sc8280xp-dpPn � � � � �� (r����� ;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelQ��!�00�0�dpe���6~okayports port@0nendpointh�Z�port@1nendpoint�h�Zzopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�ropp-810000000�0G��Ddisplayport-controller@ae9a0002qcom,sc8280xp-dpPn � � � � �(r��%�'�*�+;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel����dp�6Q�(�,�����e ~disabledports port@0nendpointh�Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�ropp-810000000�0G��Ddisplayport-controller@aea00002qcom,sc8280xp-edpPn � � � � �(r��/�1�4�5;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel����dp�6Q�2�6�����~okay�ports port@0nendpointh�Z�port@1nendpointh�Z�opp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�ropp-810000000�0G��Daux-buspanel 2edp-panel����portendpointh�Z�phy@aec2a002qcom,sc8280xp-dp-phy@n �*� �"� �&� � �r�%� -auxcfg_ahb�6 =� ~disabledZ�phy@aec5a002qcom,sc8280xp-edp-phy@n �Z� �R� �V� �P�r�/� -auxcfg_ahb�6 =�~okay�Q�RZ�clock-controller@af000002qcom,sc8280xp-dispcc0n �dr+--.//00�����6=*�~okayZ�interrupt-controller@b2200002qcom,sc8280xp-pdcqcom,pdc n "��`���((�672;8>v@�B�EVF6|a�~���!�������Y������C�������z����������������� �y�t���Y�\�����n���/�������������r��Z~thermal-sensor@c251000"2qcom,sc8280xp-tsensqcom,tsens-v2 n %� "@� �~z~|9uplowcritical�Z�thermal-sensor@c252000"2qcom,sc8280xp-tsensqcom,tsens-v2 n % � "P��~{~}9uplowcritical�thermal-sensor@c263000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &0� " ��~~9uplowcritical�Z�restart@c264000 2qcom,psholdn &@ ~reservedthermal-sensor@c265000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &P� "0��~~9uplowcritical�Z�power-management@c300000%2qcom,sc8280xp-aoss-qmpqcom,aoss-qmpn 0�* �*=Z`sram@c3f00002qcom,rpmh-statsn ?`spmi@c4400002qcom,spmi-pmic-arbPn D ``p @�`#corechnlsobsrvrintrcnfg 9periph_irq �~�� �Z�pmic@02qcom,pmk8350qcom,spmi-pmicn pon@13002qcom,pmk8350-ponn #hlospbspwrkey2qcom,pmk8350-pwrkey�� t~okayresin2qcom,pmk8350-resin�� ~disabledadc@31002qcom,spmi-adc7n1��1  Z�channel@3n 2pmk8350_die_tempchannel@44nD 0� D2pmk8350_xo_thermchannel@103n 2pmc8280_1_die_tempchannel@303n 2pmc8280_2_die_tempchannel@403n 2pmr735a_die_tempadc-tm@34002qcom,spmi-adc-tm5-gen2n4��4 � ~disabledrtc@61002qcom,pmk8350-rtcnab #rtcalarm��b�~okay U� aoffsetnvram@85002qcom,spmi-sdamn�  Q�~okayrtc-offset@bcn�Z�pmic@12qcom,pm8350qcom,spmi-pmicn temp-alarm@a002qcom,spmi-temp-alarmn ��  r� ~thermal�Z�gpio@8800 2qcom,pm8350-gpioqcom,spmi-gpion�u�� ��Z�edp-bl-en-state�gpio8�normalZ�edp-bl-reg-en-state�gpio9�normalZ�misc-3p3-reg-en-state�gpio2�normalZ�pmic@22qcom,pm8350cqcom,spmi-pmicn gpio@8800!2qcom,pm8350c-gpioqcom,spmi-gpion�u�� ��Z�edp-bl-pwm-state�gpio8�func1Z�pwm2qcom,pm8350c-pwm  �~okayZ�pmic@32qcom,pm8350qcom,spmi-pmicn temp-alarm@a002qcom,spmi-temp-alarmn ��  r� ~thermal�Z�gpio@8800 2qcom,pm8350-gpioqcom,spmi-gpion�u�� ��Z�wwan-sw-en-state�gpio1�normalZ�pmic@42qcom,pmr735aqcom,spmi-pmicn gpio@8800!2qcom,pmr735a-gpioqcom,spmi-gpion�u����Z�hastings-reg-en-state�gpio1�normalZ�pinctrl@f1000002qcom,sc8280xp-tlmmn0 �u���=� �~( �JS}��Z=cci0-default-stateZ�cci0-i2c0-default-pins�gpio113gpio114�cci_i2c� �cci0-i2c1-default-pins�gpio115gpio116�cci_i2c� �cci0-sleep-stateZ�cci0-i2c0-sleep-pins�gpio113gpio114�cci_i2c�cci0-i2c1-sleep-pins�gpio115gpio116�cci_i2c�cci1-default-stateZ�cci1-i2c0-default-pins�gpio10gpio11�cci_i2c� �cci1-i2c1-default-pins�gpio123gpio124�cci_i2c� �cci1-sleep-stateZ�cci1-i2c0-sleep-pins�gpio10gpio11�cci_i2c�cci1-i2c1-sleep-pins�gpio123gpio124�cci_i2c�cci2-default-stateZ�cci2-i2c0-default-pins�gpio117gpio118�cci_i2c� �cci2-i2c1-default-pins�gpio12gpio13�cci_i2c� �cci2-sleep-stateZ�cci2-i2c0-sleep-pins�gpio117gpio118�cci_i2c�cci2-i2c1-sleep-pins�gpio12gpio13�cci_i2c�cci3-default-stateZ�cci3-i2c0-default-pins�gpio145gpio146�cci_i2c� �cci3-i2c1-default-pins�gpio164gpio165�cci_i2c� �cci3-sleep-stateZ�cci3-i2c0-sleep-pins�gpio145gpio146�cci_i2c�cci3-i2c1-sleep-pins�gpio164gpio165�cci_i2c�edp-reg-en-state�gpio25�gpio��Z�i2c4-default-state�gpio171gpio172�qup4��ZAi2c21-default-state�gpio81gpio82�qup21��Z<kybd-default-stateZ@disable-pins�gpio102�gpio�int-n-pins�gpio104�gpio�reset-pins�gpio105�gpio�nvme-reg-en-state�gpio135�gpio��Z�pcie2a-default-stateZLclkreq-n-pins�gpio142�pcie2a_clkreq� �perst-n-pins�gpio143�gpio��wake-n-pins�gpio145�gpio� �pcie3a-default-stateZJclkreq-n-pins�gpio150�pcie3a_clkreq� �perst-n-pins�gpio151�gpio��wake-n-pins�gpio148�gpio� �pcie4-default-stateZFclkreq-n-pins�gpio140 �pcie4_clkreq� �perst-n-pins�gpio141�gpio��wake-n-pins�gpio139�gpio� �sdc2-default-stateZnclk-pins �sdc2_clk��cmd-pins �sdc2_cmd� �data-pins �sdc2_data� �card-detect-pins�gpio131�gpio��sdc2-sleep-stateZoclk-pins �sdc2_clk��cmd-pins �sdc2_cmd� �data-pins �sdc2_data� �card-detect-pins�gpio131�gpio��tpad-default-stateZ?int-n-pins�gpio182�gpio�ts0-default-stateZBint-n-pins�gpio175�gpio�reset-n-pins�gpio99�gpio�usb0-sbu-stateZ�oe-n-pins�gpio101�gpio���sel-pins�gpio164�gpio��mode-pins�gpio167�gpio���usb1-sbu-stateZ�oe-n-pins�gpio48�gpio���sel-pins�gpio47�gpio��mode-pins�gpio50�gpio���iommu@15000000#2qcom,sc8280xp-smmu-500arm,mmu-500n��@Aghijklmnopqrstuv������������;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY���������������������������������������������������������������~}|{zZ,interrupt-controller@17a00000 2arm,gic-v3� n��   � � QZmsi-controller@17a400002arm,gic-v3-itsn� � ZCwatchdog@17c10000%2qcom,apss-wdt-sc8280xpqcom,kpss-wdtn�r. timer@17c200002arm,armv7-timer-memn� Q frame@17c21000 n�� frame@17c23000   n�0 ~disabledframe@17c25000   n�P ~disabledframe@17c27000   n�` ~disabledframe@17c29000   n ~disabledframe@17c2b000   n° ~disabledframe@17c2d000  n�� ~disabledrsc@182000002qcom,rpmh-rsc0n !"#drv-0drv-1drv-2$   - 9 2apps_rsc�%bcm-voter2qcom,bcm-voterZ"clock-controller2qcom,sc8280xp-rpmh-clk=-xor�Z-power-controller2qcom,sc8280xp-rpmhpd*��Z6opp-table2operating-points-v2Z�opp1�opp2�0opp3�@Z#opp4��Z$opp5��Zropp6�ZDopp7�@opp8�Popp9��opp10��Z�regulators-02qcom,pm8350-rpmh-regulators Ib V�smps11 gvreg_s11b vh� �h� �Z�ldo3 gvreg_l3b vO� �O� � �ZRldo4 gvreg_l4b v � � � �Zvldo6 gvreg_l6b v m� � m� � �ZQregulators-12qcom,pm8350c-rpmh-regulators Icldo1 gvreg_l1c vw@ �w@ �Z\ldo6 gvreg_l6c vw@ �-*� �Zqldo7 gvreg_l7c v&5@ �&5@ � � �ZNldo9 gvreg_l9c v-*� �-*� �Zpldo13 gvreg_l13c v.� �.� �Zwregulators-22qcom,pm8350-rpmh-regulators Id �ldo3 gvreg_l3d vO� �O� � � �ZOldo4 gvreg_l4d vO� �O� �ZHldo6 gvreg_l6d v m� � m� �ZGldo7 gvreg_l7d v.� �.� �Z]ldo9 gvreg_l9d v � � � �Z[interconnect@18590000#2qcom,sc8280xp-epss-l3qcom,epss-l3nYr-+ -xoalternate�Zcpufreq@18591000-2qcom,sc8280xp-cpufreq-epssqcom,cpufreq-epss nYY #freq-domain0freq-domain1 9dcvsh-irq-0dcvsh-irq-1r-+ -xoalternate =Zremoteproc@1b3000002qcom,sc8280xp-nsp0-pasn0@�B����#9wdogfatalreadyhandoverstop-ackr--xo�6 �nsp�� �stop � ~okay�qcom/sc8280xp/qccdsp8280.mbnglink-edge�* �*2nsp0�fastrpc 2qcom,fastrpc8fastrpcglink-apps-dsp2cdsp compute-cb@12qcom,fastrpc-compute-cbn I,1� compute-cb@22qcom,fastrpc-compute-cbn I,1� compute-cb@32qcom,fastrpc-compute-cbn I,1� compute-cb@42qcom,fastrpc-compute-cbn I,1� compute-cb@52qcom,fastrpc-compute-cbn I,1� compute-cb@62qcom,fastrpc-compute-cbn I,1� compute-cb@72qcom,fastrpc-compute-cbn I,1� compute-cb@82qcom,fastrpc-compute-cbn I,1� compute-cb@92qcom,fastrpc-compute-cbn  I,1� compute-cb@102qcom,fastrpc-compute-cbn  I,1� compute-cb@112qcom,fastrpc-compute-cbn  I,1� compute-cb@122qcom,fastrpc-compute-cbn  I,1� compute-cb@132qcom,fastrpc-compute-cbn  I,1� compute-cb@142qcom,fastrpc-compute-cbn I,1� remoteproc@213000002qcom,sc8280xp-nsp1-pasn!0@�w����#9wdogfatalreadyhandoverstop-ackr--xo�6 �nsp�� �stop �  ~disabledglink-edge�* �*2nsp1� display-subsystem@220000002qcom,sc8280xp-mdssn"#mdssr+-{{<-ifaceahbcore0 � � �mdp0-memmdp1-mem a I,�{v{� Q ~disabledZ�display-controller@220010002qcom,sc8280xp-dpu n"�"  #mdpvbif0r+.+/{{?{<{K!-busnrt_busifacelutcorevsync��6Q{Ka$���ports port@0nendpointh�Z�port@4nendpointh�Z�port@5nendpointh�Z�port@6nendpointh�Z�opp-table2operating-points-v2Z�opp-200000000� ��#opp-300000000��$opp-375000000�Z �ropp-500000000��eDopp-600000000�#�F�displayport-controller@220900002qcom,sc8280xp-dpPn" " " " " (r{{{{{;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel� ���dp�6Q{{�����e ~disabledports port@0nendpointh�Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�ropp-810000000�0G��Ddisplayport-controller@220980002qcom,sc8280xp-dpPn" �" �" �" �" �(r{{{{{ ;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel� ���dp�6Q{{!�����e ~disabledports port@0nendpointh�Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�ropp-810000000�0G��Ddisplayport-controller@2209a0002qcom,sc8280xp-dpPn" �" �" �" �" �(r{{%{'{*{+;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel����dp�6Q{({,�����e ~disabledports port@0nendpointh�Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�ropp-810000000�0G��Ddisplayport-controller@220a00002qcom,sc8280xp-dpPn" " " " " (r{{/{1{4{5;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel����dp�6Q{2{6�����e ~disabledports port@0nendpointh�Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�ropp-810000000�0G��Dphy@220c2a002qcom,sc8280xp-dp-phy@n" *�" "�" &�" �r{%{ -auxcfg_ahb�6 =� ~disabledZ�phy@220c5a002qcom,sc8280xp-dp-phy@n" Z�" R�" V�" P�r{/{ -auxcfg_ahb�6 =� ~disabledZ�clock-controller@221000002qcom,sc8280xp-dispcc1n"dr+--���������6=*� ~disabledZ{ethernet@230000002qcom,sc8280xp-ethqos n##`#stmmacethrgmii r+9+>+:+<-stmmacethpclkptp_refrgmii��9macirqeth_lpi I,@�+ PY bp ~disabledsoundthermal-zonescpu0-thermal $� :�tripscpu-crit J�� V� icriticalcpu1-thermal $� :�tripscpu-crit J�� V� icriticalcpu2-thermal $� :�tripscpu-crit J�� V� icriticalcpu3-thermal $� :�tripscpu-crit J�� V� icriticalcpu4-thermal $� :�tripscpu-crit J�� V� icriticalcpu5-thermal $� :�tripscpu-crit J�� V� icriticalcpu6-thermal $� :�tripscpu-crit J�� V� icriticalcpu7-thermal $� :�tripscpu-crit J�� V� icriticalcluster0-thermal $� :� tripscpu-crit J�� V� icriticalgpu-thermal $� :�cooling-mapsmap0 a� f���������tripstrip-point0 JL V�ipassiveZ�trip-point1 J�� V� icriticalmem-thermal $� :�tripstrip-point0 J_� V�ihotpm8280-1-thermal $d :�tripstrip0 Js Vipassivetrip1 J�8 V icriticalpm8280-2-thermal $d :�tripstrip0 Js Vipassivetrip1 J�8 V icriticaltimer2arm,armv8-timer0 �� � �aliases! u/soc@0/geniqup@9c0000/i2c@990000! z/soc@0/geniqup@8c0000/i2c@894000$ �/soc@0/geniqup@8c0000/serial@884000backlight2pwm-backlight ��B@ �����default���Z�chosen �serial0:115200n8pmic-glink)2qcom,sc8280xp-pmic-glinkqcom,pmic-glink connector@02usb-c-connectorn �dual �dualports port@0nendpointh�Z�port@1nendpointh�Zsport@2nendpointh�Z�connector@12usb-c-connectorn �dual �dualports port@0nendpointh�Z�port@1nendpointh�Zxport@2nendpointh�Z�regulator-edp-3p32regulator-fixed gVREG_EDP_3P3 v2Z� �2Z� �= ��default�� �Z�regulator-edp-bl2regulator-fixed gVREG_EDP_BL v6� �6� ��  ��default�� �Z�regulator-nvme2regulator-fixed gVREG_NVME_3P3 v2Z� �2Z� �=� ��default��ZKregulator-misc-3p32regulator-fixed gVREG_MISC_3P3 v2Z� �2Z� �� ��default�� � �Z>regulator-wlan2regulator-fixed gVPH_PWR_WLAN v;�` �;�` �� ��default�� �ZEregulator-wwan2regulator-fixed gSDX_VPH_PWR v2Z� �2Z� �� ��default�� �ZIusb0-sbu-mux2pericom,pi3usb102gpio-sbu-mux �=e �=��default�� �Uportendpointh�Z�usb1-sbu-mux2pericom,pi3usb102gpio-sbu-mux �=0 �=/�default�� �Uportendpointh�Z� interrupt-parent#address-cells#size-cellsmodelcompatible#clock-cellsclock-frequencyphandledevice_typeregclocksenable-methodcapacity-dmips-mhzdynamic-power-coefficientnext-level-cachepower-domainspower-domain-namesqcom,freq-domainoperating-points-v2interconnects#cooling-cellscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopqcom,dload-mode#interconnect-cellsqcom,bcm-votersopp-sharedopp-hzopp-peak-kBpsrequired-oppsinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlockssizereusablelinux,cma-defaultqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-rangesreg-namesclock-namesinterrupt-namesiommussnps,tsosnps,pblrx-fifo-depthtx-fifo-depthstatus#reset-cells#mbox-cellsbitsinterconnect-namespinctrl-namespinctrl-0hid-descr-addrvdd-supplywakeup-sourcebus-rangedma-coherentlinux,pci-domainnum-lanesmsi-mapinterrupt-map-maskinterrupt-mapassigned-clocksassigned-clock-ratesresetsreset-namesphysphy-namesmax-link-speedperst-gpioswake-gpiosvddpe-3v3-supplyclock-output-names#phy-cellsvdda-phy-supplyvdda-pll-supplyqcom,4ln-config-sellanes-per-directionfreq-table-hzreset-gpiosvcc-supplyvcc-max-microampvccq-supplyvccq-max-microamp#hwlock-cellsqcom,gmuopp-levelmemory-regionfirmware-name#iommu-cells#global-interruptsvdda18-supplyvdda33-supplyqcom,qmpqcom,smem-statesqcom,smem-state-nameslabelqcom,glink-channelsqcom,domainqcom,intents#sound-dai-cellsqcom,protection-domainqcom,din-portsqcom,dout-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2qcom,ports-hstartqcom,ports-hstopqcom,ports-word-lengthqcom,ports-block-pack-modeqcom,ports-lane-controlqcom,ports-block-group-countgpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthslew-ratebias-disablebias-bus-holdoutput-highinput-enableoutput-lowbias-pull-downbus-widthpinctrl-1vmmc-supplyvqmmc-supplycd-gpiosopp-avg-kBpsorientation-switchremote-endpointdr_modeassigned-clock-parentsdata-lanespower-supplybacklightqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,eeqcom,channellinux,code#io-channel-cellsqcom,pre-scalingqcom,hw-settle-timeqcom,ratiometricnvmem-cellsnvmem-cell-namesio-channelsio-channel-names#pwm-cellswakeup-parentgpio-reserved-rangesbias-pull-up#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-l3-l5-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-boot-onregulator-allow-set-loadregulator-allowed-modesvdd-l1-l4-supply#freq-domain-cellspolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicei2c4i2c21serial0pwmsenable-gpiosstdout-pathpower-roledata-rolegpioenable-active-highregulator-always-onselect-gpiosmode-switch