� ���e8t�( �t� ',Qualcomm Technologies, Inc. SM8450 QRD2qcom,sm8450-qrdqcom,sm8450=handsetchosenJserial0:115200n8clocksxo-board 2fixed-clockVc��s�sleep-clk 2fixed-clockVc}s+cpus cpu@0{cpu 2qcom,kryo780��psci���psci���sl2-cache2cache���sl3-cache2cache��scpu@100{cpu 2qcom,kryo780��psci���psci���sl2-cache2cache���scpu@200{cpu 2qcom,kryo780��psci�� �psci���sl2-cache2cache���scpu@300{cpu 2qcom,kryo780��psci� � �psci���sl2-cache2cache���s cpu@400{cpu 2qcom,kryo780��psci� � �psci���sl2-cache2cache���s cpu@500{cpu 2qcom,kryo780��psci���psci���sl2-cache2cache���scpu@600{cpu 2qcom,kryo780��psci���psci���sl2-cache2cache���scpu@700{cpu 2qcom,kryo780��psci���psci���sl2-cache2cache���scpu-mapcluster0core0 core1 core2 core3 core4 core5 core6 core7 idle-statespscicpu-sleep-0-02arm,idle-statesilver-rail-power-collapse-@D U�e�vs!cpu-sleep-1-02arm,idle-stategold-rail-power-collapse-@DXUe�vs"domain-idle-statescluster-sleep-02domain-idle-state-ADDU �e�s#cluster-sleep-12domain-idle-state-A�DD �U �e6�s$firmwarescm2qcom,scm-sm8450qcom,scm�0��interconnect-02qcom,sm8450-clk-virt��s3interconnect-12qcom,sm8450-mc-virt��smemory@a0000000{memory��pmu2arm,armv8-pmuv3 �psci 2arm,psci-1.0�smcpower-domain-cpu0�� �!spower-domain-cpu1�� �!spower-domain-cpu2�� �!s power-domain-cpu3�� �!s power-domain-cpu4�� �"s power-domain-cpu5�� �"spower-domain-cpu6�� �"spower-domain-cpu7�� �"spower-domain-cpu-cluster0��#$s opp-table-qup2operating-points-v2sRopp-50000000���%opp-75000000xh�&opp-100000000��'reserved-memory memory@80000000��`$memory@80600000��`$memory@80640000��d$memory@807c0000��|$memory@80800000���$memory@80860000 2qcom,cmd-db���$memory@80880000���$memory@808a0000���$memory@808e0000���@$memory@808e4000���@$memory@80900000 2qcom,smem��� +($memory@80b00000���$memory@80c00000���`$memory@85700000��pp$memory@85e00000���$s�memory@88000000���$s�memory@89900000���$s�memory@8b900000���$memory@8b910000����$memory@8b91a000���� $s�memory@8ba00000���$memory@8bb80000���$memory@8bbe0000���$memory@8bc00000��� $s�memory@9ee00000���p$memory@9f500000��P�$memory@9fd000002qcom,rmtfs-mem���($3Bmemory@a6e00000���$memory@a6f00000���$memory@bb000000��$memory@c0000000�� $memory@e0000000��`$memory@e0600000��`@$memory@e0a00000��$memory@e0b00000���0$memory@e55f3000��_0�$memory@e55fc000��_�@$memory@e5600000��`$memory@e8800000��$memory@e8900000�� $memory@e9b00000��P$memory@ea000000���$memory@ed900000���$smp2p-adsp 2qcom,smp2pL��V) j)q�master-kernel�master-kernel�s�slave-kernel �slave-kernel��s�smp2p-cdsp 2qcom,smp2pL^�V) j)q�master-kernel�master-kernel�s�slave-kernel �slave-kernel��s�smp2p-modem 2qcom,smp2pL��V) j)q�master-kernel�master-kernel�s�slave-kernel �slave-kernel��s�ipa-ap-to-modem�ipa�ipa-modem-to-ap�ipa��smp2p-slpi 2qcom,smp2pL��V) j)q�master-kernel�master-kernel�s�slave-kernel �slave-kernel��s�soc@0 � 2simple-busclock-controller@1000002qcom,gcc-sm8450�BV��@�*+,--.../��bi_tcxosleep_clkpcie_0_pipe_clkpcie_1_pipe_clkpcie_1_phy_aux_clkufs_phy_rx_symbol_0_clkufs_phy_rx_symbol_1_clkufs_phy_tx_symbol_0_clkusb3_phy_wrapper_gcc_usb30_pipe_clks1dma-controller@800000(2qcom,sm8450-gpi-dmaqcom,sm6350-gpi-dma�����LMNOPQRSTUVW�  ~ 0� $disableds6geniqup@8c00002qcom,geni-se-qup��  �m-ahbs-ahb�1�1� 0� $okayi2c@8800002qcom,geni-i2c��@�se�1x+default92 �u H�3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8800002qcom,geni-spi��@�se�1x �u+default9780�3345 Cqup-corequp-config V66[txrx  $disabledi2c@8840002qcom,geni-i2c��@@�se�1z+default99 �G H�3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8840002qcom,geni-spi��@@�se�1z �G+default9:;0�3345 Cqup-corequp-config V66[txrx  $disabledi2c@8880002qcom,geni-i2c���@�se�1|+default9< �H H�3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8880002qcom,geni-spi���@�se�1| �H+default9=>0�3345 Cqup-corequp-config V66[txrx  $disabledi2c@88c0002qcom,geni-i2c���@�se�1~+default9? �I H�3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@88c0002qcom,geni-spi���@�se�1~ �I+default9@A0�3345 Cqup-corequp-config V66[txrx $okayi2c@8900002qcom,geni-i2c��@�se�1�+default9B �J H�3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8900002qcom,geni-spi��@�se�1� �J+default9CD0�3345 Cqup-corequp-config V66[txrx $okayi2c@8940002qcom,geni-i2c��@@�se�1�+default9E �K H�3345 Cqup-corequp-configqup-memory V66[txrx $disabledserial@8940002qcom,geni-uart��@@�se�1�+default9F �K0�335GCqup-corequp-config $disabledspi@8940002qcom,geni-spi��@@�se�1� �K+default9HI0�3345 Cqup-corequp-config V66[txrx  $disabledi2c@8980002qcom,geni-i2c���@�se�1�+default9J �C H�3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8980002qcom,geni-spi���@�se�1� �C+default9KL0�3345 Cqup-corequp-config V66[txrx  $disableddma-controller@900000(2qcom,sm8450-gpi-dmaqcom,sm6350-gpi-dma������������������  ~ 0�$okaysNgeniqup@9c00002qcom,geni-se-qup��  �m-ahbs-ahb�1�1� 0��33 Cqup-core $okayi2c@9800002qcom,geni-i2c��@�se�1V+default9M �Y H�3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9800002qcom,geni-spi��@�se�1V �Y+default9OP�QeRH�3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@9840002qcom,geni-i2c��@@�se�1X+default9S �Z H�3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9840002qcom,geni-spi��@@�se�1X �Z+default9TUH�3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@9880002qcom,geni-i2c���@�se�1Z+default9V �[ H�3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9880002qcom,geni-spi���@�se�1Z �[+default9WXH�3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@98c0002qcom,geni-i2c���@�se�1\+default9Y �\ H�3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@98c0002qcom,geni-spi���@�se�1\ �\+default9Z[H�3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@9900002qcom,geni-i2c��@�se�1^+default9\ �] H�3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9900002qcom,geni-spi��@�se�1^ �]+default9]^�QeRH�3345 Cqup-corequp-configqup-memory VNN[txrx $okayi2c@9940002qcom,geni-i2c��@@�se�1`+default9_ �^ H�3345 Cqup-corequp-configqup-memory VNN[txrx$okayspi@9940002qcom,geni-spi��@@�se�1` �^+default9`aH�3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@9980002qcom,geni-i2c���@�se�1b+default9b �_ H�3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9980002qcom,geni-spi���@�se�1b �_+default9cdH�3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledserial@99c0002qcom,geni-debug-uart���@�se�1d+default9ef �`0�335GCqup-corequp-config$okaydma-controller@a00000(2qcom,sm8450-gpi-dmaqcom,sm6350-gpi-dma�����%&'()*�  ~ 0V $disabledshgeniqup@ac00002qcom,geni-se-qup��` �m-ahbs-ahb�1�1� 0C�33 Cqup-core  $disabledi2c@a800002qcom,geni-i2c��@�se�1h+default9g �a H�3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a800002qcom,geni-spi��@�se�1h �a+default9ijH�3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a840002qcom,geni-i2c��@@�se�1j+default9k �b H�3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a840002qcom,geni-spi��@@�se�1j �b+default9lmH�3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a880002qcom,geni-i2c���@�se�1l+default9n �c H�3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a880002qcom,geni-spi���@�se�1l �c+default9opH�3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a8c0002qcom,geni-i2c���@�se�1n+default9q �d H�3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a8c0002qcom,geni-spi���@�se�1n �d+default9rsH�3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a900002qcom,geni-i2c��@�se�1p+default9t �e H�3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a900002qcom,geni-spi��@�se�1p �e+default9uvH�3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a940002qcom,geni-i2c��@@�se�1r+default9w �fH�3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledspi@a940002qcom,geni-spi��@@�se�1r �f+default9xyH�3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a980002qcom,geni-i2c���@�se�1t+default9z �kH�3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledspi@a980002qcom,geni-spi���@�se�1t �k+default9{|H�3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledrng@10c30002qcom,sm8450-trngqcom,trng� 0pcie@1c000002qcom,pcie-sm8450-pcie0P��0`` �``yparfdbielbiatuconfig{pci���� 8` `0`0� �}Y�}Y���`���������(�msi0msi1msi2msi3msi4msi5msi6msi7��������0�~5G3Cpcie-memcpu-pcie\�1617,*1/11131819111 ]�pipepipe_muxphy_piperefauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbuaggre0aggre1 �00�1�pci�1 ,pciephy ^ &`+default9�e�$okayopp-table2operating-points-v2s�opp-2500000&%�&1Аopp-5000000LK@&1� opp-8000000z�1�pcie@0{pci��� phy@1c06000 2qcom,sm8450-qmp-gen3x1-pcie-phy��` (�1/11121416�auxcfg_ahbrefrchngpipe?pcie_0_pipe_clkVR�1�phy]14m��$okay����s,pcie@1c080002qcom,pcie-sm8450-pcie1P���0@@ �@@yparfdbielbiatuconfig{pci���� 8@ @0@0� �}Z}Z��`�34589:vw(�msi0msi1msi2msi3msi4msi5msi6msi7��������0�~5G4Cpcie-memcpu-pcieX�1C1D-*1:1<1>1E1F11 V�pipepipe_muxphy_piperefauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbuaggre1 �0�0��1 �pci�1 -pciephy a &c+default9�e� $disabledopp-table2operating-points-v2s�opp-2500000&%�&1Аopp-5000000LK@&1� opp-10000000���&1B@opp-8000000z�1�opp-16000000�$�1 hopp-32000000�H�1<�pcie@0{pci��� phy@1c0e000 2qcom,sm8450-qmp-gen4x2-pcie-phy��� (�1?1<1=1A1C�auxcfg_ahbrefrchngpipe?pcie_1_pipe_clkVR�1 �phy]1Am�� $disableds-interconnect@15000002qcom,sm8450-config-noc�P���sGinterconnect@16800002qcom,sm8450-system-noc�h���s4interconnect@16c00002qcom,sm8450-pcie-anoc�l���s~interconnect@16e00002qcom,sm8450-aggre1-noc�n����1 1 �s�interconnect@17000002qcom,sm8450-aggre2-noc�p��� �11 1 * sinterconnect@17400002qcom,sm8450-mmss-noc�t����s�hwlock@1f400002qcom,tcsr-mutex���s(syscon@1fc00002qcom,sm8450-tcsrsyscon��sgpu@3d000002qcom,adreno-730.1qcom,adreno0�����#ykgsl_3d0_reg_memorycx_memcx_dbgc �,��e���� $disableds�zap-shader��opp-table2operating-points-v2s�opp-8180000000�����opp-791000000/%���@opp-734000000+���opp-640000000&%���opp-599000000#����opp-545000000 | @��opp-492000000SS��opp-421000000�@�Popp-350000000ܓ��@opp-317000000� @�@opp-285000000��@�8opp-220000000 ��8gmu@3d6a000&2qcom,adreno-gmu-730.1qcom,adreno-gmu0�֠P� )ygmursccgmu_pdc�01�hfigmu8����11-��!�ahbgmucxoaximemnochubdemet����cxgx ���e�s�opp-table2operating-points-v2s�opp-500000000�e��opp-200000000 ���@clock-controller@3d900002qcom,sm8450-gpucc����*1+1,V��s�iommu@3da0000@2qcom,sm8450-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500����8��������������>?@A���������0����1-1.��gmuhubhlosbusifaceahb���s�phy@88e300002qcom,sm8450-usb-hs-phyqcom,usb-snps-hs-7nm-phy��0$okayR�*�ref�1����#����<�R�@qN ���'�@����������s�phy@88e80002qcom,sm8450-qmp-usb3-dp-phy���0 �1�*1�1��auxrefcom_auxusb3_pipe�11 �phycommonVR$okay����s/ports port@0�endpointport@1�endpoint�s�port@2�endpoint�s�remoteproc@24000002qcom,sm8450-slpi-pas�@@<V� ����#�wdogfatalreadyhandoverstop-ack�*�xo�QQ�lcxlmx����)�:stop$okayPqcom/sm8450/slpi.mbnglink-edgeV) j)^slpi�fastrpc 2qcom,fastrpcdfastrpcglink-apps-dsp^sdspx compute-cb@12qcom,fastrpc-compute-cb� 0Acompute-cb@22qcom,fastrpc-compute-cb� 0Bcompute-cb@32qcom,fastrpc-compute-cb� 0Ccodec@31e00002qcom,sm8450-lpass-wsa-macro�4��D�E�f�g��mclknplmacrodcodecfsgenV ?wsa2-mclk�s�soundwire@31f00002qcom,soundwire-v1.7.0�  �����iface^WSA29�+default���??�   ��������������������!��������8������S��������p�������� � $disabledcodec@32000002qcom,sm8450-lpass-rx-macro� 4��@�F�f�g��mclknplmacrodcodecfsgenV?mclk�s�soundwire@32100002qcom,soundwire-v1.7.0�!  �����iface^RX��9�+default�� � ���������!��8���S����p � $disabledcodec@32200002qcom,sm8450-lpass-tx-macro�"4��@�F�f�g��mclknplmacrodcodecfsgenV?mclk�s�codec@32400002qcom,sm8450-lpass-wsa-macro�$4��B�C�f�g��mclknplmacrodcodecfsgenV?mclk�s�soundwire@32500002qcom,soundwire-v1.7.0�%  �����iface^WSA9�+default���??�   ��������������������!��������8������S��������p�������� � $disabledsoundwire@33b00002qcom,soundwire-v1.7.0�; �� �corewakeup���iface^TX9�+default��������������!����8����S����p � $disabledcodec@33f00002qcom,sm8450-lpass-va-macro�?0��9�f�g�F�mclkmacrodcodecnplV?fsgen� $disableds�remoteproc@300000002qcom,sm8450-adsp-pas�0<V�����#�wdogfatalreadyhandoverstop-ack�*�xo�QQ�lcxlmx����)�:stop$okayPqcom/sm8450/adsp.mbnglink-edgeV) j)^lpass�gpr 2qcom,gpr dadsp_apps�� service@1 2qcom,q6apm���avs/audiomsm/adsp/audio_pddais2qcom,q6apm-dais 0bedais2qcom,q6apm-lpass-dais�service@2 2qcom,q6prm��avs/audiomsm/adsp/audio_pdclock-controller2qcom,q6prm-lpass-clocksVs�fastrpc 2qcom,fastrpcdfastrpcglink-apps-dsp^adspx compute-cb@32qcom,fastrpc-compute-cb� 0compute-cb@42qcom,fastrpc-compute-cb� 0compute-cb@52qcom,fastrpc-compute-cb� 0remoteproc@323000002qcom,sm8450-cdsp-pas�20@@VB����#�wdogfatalreadyhandoverstop-ack�*�xo�QQ �cxmxc����)�:stop$okayPqcom/sm8450/cdsp.mbnglink-edgeV) j)^cdsp�fastrpc 2qcom,fastrpcdfastrpcglink-apps-dsp^cdspx compute-cb@12qcom,fastrpc-compute-cb�0!a0! compute-cb@22qcom,fastrpc-compute-cb�0!b0" compute-cb@32qcom,fastrpc-compute-cb�0!c0# compute-cb@42qcom,fastrpc-compute-cb�0!d0$ compute-cb@52qcom,fastrpc-compute-cb�0!e0% compute-cb@62qcom,fastrpc-compute-cb�0!f0& compute-cb@72qcom,fastrpc-compute-cb�0!g0' compute-cb@82qcom,fastrpc-compute-cb�0!h0( remoteproc@40800002qcom,sm8450-mpss-pas�@@LV�����0�wdogfatalreadyhandoverstop-ackshutdown-ack�*�xo�QQ �cxmss����)�:stop$okayPqcom/sm8450/modem.mbnglink-edgeV) j)^modem�clock-controller@aaf00002qcom,sm8450-videocc� ��*1��Q&V��cci@ac15000!2qcom,sm8450-cciqcom,msm8996-cci� �P ����(���{� ��-�camnoc_axislow_ahb_srccpas_ahbccicci_src9�����+defaultsleep $disabled i2c-bus@0�cB@ i2c-bus@1�cB@ cci@ac16000!2qcom,sm8450-cciqcom,msm8996-cci� �` ���(���{� � � -�camnoc_axislow_ahb_srccpas_ahbccicci_src9�����+defaultsleep $disabled i2c-bus@0�cB@ i2c-bus@1�cB@ clock-controller@ade00002qcom,sm8450-camcc� ��1**+�Q&V�� $disableds�display-subsystem@ae000002qcom,sm8450-mdss� �ymdssH���5GCmdp0-memmdp1-memcpu-cfg���� ��11�< �S�� 0(  $disableds�display-controller@ae010002qcom,sm8450-dpu � �� �  ymdpvbif0�11��?�<�K!�busnrt_busifacelutcorevsync]�Km$�e��Q��ports port@0�endpoint�s�port@1�endpoint�s�port@2�endpoint�s�opp-table2operating-points-v2s�opp-172000000 @��opp-200000000 ��&opp-325000000_@'opp-375000000Z ��opp-500000000�e�displayport-controller@ae900002qcom,sm8450-dpqcom,sm8350-dpP� � � � � ��� (��� ���;�core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel]���// /dp�e��Q $disabledports port@0�endpoint�s�port@1�endpoint�s�opp-table2operating-points-v2s�opp-160000000 �h&opp-270000000߀'opp-540000000 /��opp-8100000000G���dsi@ae94000(2qcom,sm8450-dsi-ctrlqcom,mdss-dsi-ctrl� �@ ydsi_ctrl��0����A�7�1$�bytebyte_intfpixelcoreifacebus]��B���e��Q �dsi  $disabledports port@0�endpoint�s�port@1�endpointopp-table2operating-points-v2s�opp-187500000 -�&opp-300000000�'opp-358000000V���phy@ae944002qcom,sm8450-dsi-phy-5nm0� �D �F� �I`ydsi_phydsi_phy_lanedsi_pllVR��* �ifaceref $disableds�dsi@ae96000(2qcom,sm8450-dsi-ctrlqcom,mdss-dsi-ctrl� �` ydsi_ctrl��0��� �C�9�1$�bytebyte_intfpixelcoreifacebus]��D���e��Q �dsi  $disabledports port@0�endpoint�s�port@1�endpointphy@ae964002qcom,sm8450-dsi-phy-5nm0� �d �f� �i`ydsi_phydsi_phy_lanedsi_pllVR��* �ifaceref $disableds�clock-controller@af000002qcom,sm8450-dispcc� �d�**1+����//�Q&V�� $disableds�interrupt-controller@b2200002qcom,sm8450-pdcqcom,pdc � "@�dH�� �(6^a}?~� ��s�thermal-sensor@c263000 2qcom,sm8450-tsensqcom,tsens-v2 � &0 " �����uplowcritical�s�thermal-sensor@c265000 2qcom,sm8450-tsensqcom,tsens-v2 � &P "0�����uplowcritical�s�power-management@c300000#2qcom,sm8450-aoss-qmpqcom,aoss-qmp� 0V) j)Vs�sram@c3f00002qcom,rpmh-stats� ?spmi@c4000002qcom,spmi-pmic-arbP� @0 P@ D L B�ycorechnlsobsrvrintrcnfg �periph_irq V� �� pmic@12qcom,pm8350qcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� � �s�gpio@8800 2qcom,pm8350-gpioqcom,spmi-gpio��"2� >��s�pmic@32qcom,pm8350bqcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� � �s�gpio@8800!2qcom,pm8350b-gpioqcom,spmi-gpio��"2�>��s�pmic@22qcom,pm8350cqcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� � �s�gpio@8800!2qcom,pm8350c-gpioqcom,spmi-gpio��"2� >��s�led-controller@ee00+2qcom,pm8350c-flash-ledqcom,spmi-flash-led�� $disabledpwm2qcom,pm8350c-pwmJ $disabledpmic@72qcom,pm8450qcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� � �s�gpio@8800 2qcom,pm8450-gpioqcom,spmi-gpio��"2�>��s�pmic@02qcom,pmk8350qcom,spmi-pmic� pon@13002qcom,pmk8350-pon� yhlospbspwrkey2qcom,pmk8350-pwrkey�Ut $disabledresin2qcom,pmk8350-resin� $disabledadc@31002qcom,spmi-adc7�1 �1`adc-tm@34002qcom,spmi-adc-tm5-gen2�4�4 � $disabledrtc@61002qcom,pmk8350-rtc�ab yrtcalarm�b $disablednvram@71002qcom,spmi-sdam�q  qreboot-reason@48�Hrs�gpio@b000!2qcom,pmk8350-gpioqcom,spmi-gpio��"2�>��s�pmic@42qcom,pmr735aqcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� � �s�gpio@8800!2qcom,pmr735a-gpioqcom,spmi-gpio��"2�>��s�pmic@52qcom,pmr735bqcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� � �s�gpio@8800!2qcom,pmr735b-gpioqcom,spmi-gpio��"2�>��s�mailbox@ed180002qcom,sm8450-ipccqcom,ipcc�р ����ws)pinctrl@f1000002qcom,sm8450-tlmm�0 ��">��2����$ssdc2-default-states�clk-pins �sdc2_clk��cmd-pins �sdc2_cmd��data-pins �sdc2_data��sdc2-sleep-states�clk-pins �sdc2_clk��cmd-pins �sdc2_cmd��data-pins �sdc2_data��cci0-default-state�gpio110gpio111�cci_i2c��s�cci0-sleep-state�gpio110gpio111�cci_i2c��s�cci1-default-state�gpio112gpio113�cci_i2c��s�cci1-sleep-state�gpio112gpio113�cci_i2c��s�cci2-default-state�gpio114gpio115�cci_i2c��s�cci2-sleep-state�gpio114gpio115�cci_i2c��s�cci3-default-state�gpio208gpio209�cci_i2c��s�cci3-sleep-state�gpio208gpio209�cci_i2c��s�pcie0-default-states�perst-pins�gpio94�gpio��clkreq-pins�gpio95�pcie0_clkreqn��wake-pins�gpio96�gpio��pcie1-default-states�perst-pins�gpio97�gpio��clkreq-pins�gpio98�pcie1_clkreqn��wake-pins�gpio99�gpio��qup-i2c0-data-clk-state �gpio0gpio1�qup0sMqup-i2c1-data-clk-state �gpio4gpio5�qup1sSqup-i2c2-data-clk-state �gpio8gpio9�qup2sVqup-i2c3-data-clk-state�gpio12gpio13�qup3sYqup-i2c4-data-clk-state�gpio16gpio17�qup4s\qup-i2c5-data-clk-state�gpio206gpio207�qup5s_qup-i2c6-data-clk-state�gpio20gpio21�qup6sbqup-i2c8-data-clk-state�gpio28gpio29�qup8sgqup-i2c9-data-clk-state�gpio32gpio33�qup9skqup-i2c10-data-clk-state�gpio36gpio37�qup10snqup-i2c11-data-clk-state�gpio40gpio41�qup11sqqup-i2c12-data-clk-state�gpio44gpio45�qup12stqup-i2c13-data-clk-state�gpio48gpio49�qup13��swqup-i2c14-data-clk-state�gpio52gpio53�qup14��szqup-i2c15-data-clk-state�gpio56gpio57�qup15s2qup-i2c16-data-clk-state�gpio60gpio61�qup16s9qup-i2c17-data-clk-state�gpio64gpio65�qup17s<qup-i2c18-data-clk-state�gpio68gpio69�qup18s?qup-i2c19-data-clk-state�gpio72gpio73�qup19sBqup-i2c20-data-clk-state�gpio76gpio77�qup20sEqup-i2c21-data-clk-state�gpio80gpio81�qup21sJqup-spi0-cs-state�gpio3�qup0sPqup-spi0-data-clk-state�gpio0gpio1gpio2�qup0sOqup-spi1-cs-state�gpio7�qup1sUqup-spi1-data-clk-state�gpio4gpio5gpio6�qup1sTqup-spi2-cs-state�gpio11�qup2sXqup-spi2-data-clk-state�gpio8gpio9gpio10�qup2sWqup-spi3-cs-state�gpio15�qup3s[qup-spi3-data-clk-state�gpio12gpio13gpio14�qup3sZqup-spi4-cs-state�gpio19�qup4��s^qup-spi4-data-clk-state�gpio16gpio17gpio18�qup4s]qup-spi5-cs-state�gpio85�qup5saqup-spi5-data-clk-state�gpio206gpio207gpio84�qup5s`qup-spi6-cs-state�gpio23�qup6sdqup-spi6-data-clk-state�gpio20gpio21gpio22�qup6scqup-spi8-cs-state�gpio31�qup8sjqup-spi8-data-clk-state�gpio28gpio29gpio30�qup8siqup-spi9-cs-state�gpio35�qup9smqup-spi9-data-clk-state�gpio32gpio33gpio34�qup9slqup-spi10-cs-state�gpio39�qup10spqup-spi10-data-clk-state�gpio36gpio37gpio38�qup10soqup-spi11-cs-state�gpio43�qup11ssqup-spi11-data-clk-state�gpio40gpio41gpio42�qup11srqup-spi12-cs-state�gpio47�qup12svqup-spi12-data-clk-state�gpio44gpio45gpio46�qup12suqup-spi13-cs-state�gpio51�qup13syqup-spi13-data-clk-state�gpio48gpio49gpio50�qup13sxqup-spi14-cs-state�gpio55�qup14s|qup-spi14-data-clk-state�gpio52gpio53gpio54�qup14s{qup-spi15-cs-state�gpio59�qup15s8qup-spi15-data-clk-state�gpio56gpio57gpio58�qup15s7qup-spi16-cs-state�gpio63�qup16s;qup-spi16-data-clk-state�gpio60gpio61gpio62�qup16s:qup-spi17-cs-state�gpio67�qup17s>qup-spi17-data-clk-state�gpio64gpio65gpio66�qup17s=qup-spi18-cs-state�gpio71�qup18��sAqup-spi18-data-clk-state�gpio68gpio69gpio70�qup18��s@qup-spi19-cs-state�gpio75�qup19��sDqup-spi19-data-clk-state�gpio72gpio73gpio74�qup19��sCqup-spi20-cs-state�gpio79�qup20sIqup-spi20-data-clk-state�gpio76gpio77gpio78�qup20sHqup-spi21-cs-state�gpio83�qup21sLqup-spi21-data-clk-state�gpio80gpio81gpio82�qup21sKqup-uart7-rx-state�gpio26�qup7��sfqup-uart7-tx-state�gpio27�qup7��sequp-uart20-default-state�gpio76gpio77gpio78gpio79�qup20sFsd-card-det-n-state�gpio92�gpio��s�pinctrl@34400002qcom,sm8450-lpass-lpi-pinctrl �DM">2���f�g �coreaudios�tx-swr-active-states�clk-pins�gpio0 �swr_tx_clk���data-pins�gpio1gpio2gpio14 �swr_tx_data���rx-swr-active-states�clk-pins�gpio3 �swr_rx_clk���data-pins �gpio4gpio5 �swr_rx_data���dmic01-default-stateclk-pins�gpio6 �dmic1_clk� data-pins�gpio7 �dmic1_data�dmic23-default-stateclk-pins�gpio8 �dmic2_clk� data-pins�gpio9 �dmic2_data�wsa-swr-active-states�clk-pins�gpio10 �wsa_swr_clk���data-pins�gpio11 �wsa_swr_data���wsa2-swr-active-states�clk-pins�gpio15 �wsa2_swr_clk���data-pins�gpio16�wsa2_swr_data���sram@146aa000#2qcom,sm8450-imemsysconsimple-mfd�j�j� pil-reloc@94c2qcom,pil-reloc-info� L�iommu@15000000!2qcom,sm8450-smmu-500arm,mmu-500�����Aabcdefghijklmnopqrstuv������������;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY�������������������������������s0interrupt-controller@17100000 2arm,gic-v3��  ' �  �  smsi-controller@171400002arm,gic-v3-its� < Ks}timer@174200002arm,armv7-timer-mem  �Bc$�frame@17421000 V��BB frame@17423000 V � �B0 $disabledframe@17425000 V � �BP $disabledframe@17427000 V � �Bp $disabledframe@17429000 V � �B� $disabledframe@1742b000 V � �B� $disabledframe@1742d000 V ��B� $disabledrsc@17a00000 ^apps_rsc2qcom,rpmh-rsc@�����ydrv-0drv-1drv-2drv-3$� c  s � bcm-voter2qcom,bcm-votersclock-controller2qcom,sm8450-rpmh-clkV�xo��s*power-controller2qcom,sm8450-rpmhpd�e�sQopp-table2operating-points-v2s�opp1�opp2�0s%opp3�8s�opp4�@s&opp5�Popp6��s'opp7��opp8��s�opp9��opp10�s�opp11�@opp12�Popp13��opp14��regulators-02qcom,pm8350-rpmh-regulators �b �� �� �� �� �� �� �� �� � � )� 8� G� X� i� z� ��smps10 �vreg_s10b_1p8 �w@ �w@smps11 �vreg_s11b_0p95 � �� �؀s�smps12 �vreg_s12b_1p25 ��@ �\�s�ldo1 �vreg_l1b_0p91 � � � � �s�ldo2 �vreg_l2b_3p07 �.� �.� �s�ldo3 �vreg_l3b_0p9 � �@ � �@ �ldo5 �vreg_l5b_0p88 � m� � �� �s�ldo6 �vreg_l6b_1p2 �O� �O� �s�ldo7 �vreg_l7b_2p5 �&5@ �&5@ �s�ldo9 �vreg_l9b_1p2 �O� �O� �s�regulators-12qcom,pm8350c-rpmh-regulators �c �� �� �� �� �� �� �� �� � � �� � � 1� F�smps1 �vreg_s1c_1p86 �w@ ��@s�smps10 �vreg_s10c_1p05 �B@ ���bob �vreg_bob �-� �