� ���8�0(��� ',Qualcomm Technologies, Inc. SM8650 QRD2qcom,sm8650-qrdqcom,sm8650chosen=serial0:115200n8clocksxo-board 2fixed-clockIV��f�sleep-clk 2fixed-clockIV}f)bi-tcxo-div2-clk2fixed-factor-clockInu�f'bi-tcxo-ao-div2-clk2fixed-factor-clockInu�f(cpus cpu@0�cpu2arm,cortex-a520�n��psci�psci���dfl2-cache2cache'3�fl3-cache2cache'3fcpu@100�cpu2arm,cortex-a520�n��psci�psci���dfcpu@200�cpu2arm,cortex-a720�n��psci�psci� ���fl2-cache2cache'3�f cpu@300�cpu2arm,cortex-a720�n� �psci�psci� ���fcpu@400�cpu2arm,cortex-a720�n� �psci�psci� ���fl2-cache2cache'3�f cpu@500�cpu2arm,cortex-a720�n� �psci�psci����fl2-cache2cache'3�fcpu@600�cpu2arm,cortex-a720�n��psci�psci����fl2-cache2cache'3�fcpu@700�cpu2arm,cortex-x4�n��psci�psci��f�Lfl2-cache2cache'3�fcpu-mapcluster0core0Acore1Acore2Acore3Acore4Acore5Acore6Acore7Aidle-statesEpscicpu-sleep-0-02arm,idle-stateRsilver-rail-power-collapseb@y&���,�f cpu-sleep-1-02arm,idle-stateRgold-rail-power-collapseb@yX����f!cpu-sleep-2-02arm,idle-stateRgold-plus-rail-power-collapseb@y��F�8�f"domain-idle-statescluster-sleep-02domain-idle-statebADy�� .�#�f#cluster-sleep-12domain-idle-statebA�Dy ��0�'�f$firmwarescm2qcom,scm-sm8650qcom,scm���interconnect-02qcom,sm8650-clk-virt��f0interconnect-12qcom,sm8650-mc-virt��fmemory@a0000000�memory��pmu-a5202arm,cortex-a520-pmu �pmu-a7202arm,cortex-a720-pmu �pmu-x42arm,cortex-x4-pmu �psci 2arm,psci-1.0�smcpower-domain-cpu0 � fpower-domain-cpu1 � fpower-domain-cpu2 � fpower-domain-cpu3 �!f power-domain-cpu4 �!f power-domain-cpu5 �!f power-domain-cpu6 �!fpower-domain-cpu7 �"fpower-domain-cluster #$freserved-memory 0hyp@80000000���7cpusys-vm@80e00000���@7xbl-dt-log-merged@81a00000���&7aop-cmd-db@81c60000 2qcom,cmd-db���7aop-tme-uefi-merged@81c80000���P7smem@81d00000 2qcom,smem��� >%7adsp-mhi@81f00000���7pvmfw@824a0000��J7global-sync@82600000��`7f�tz-stat@82700000��p7qdss@82800000���7qlink-logging@84800000��� 7f�mpss-dsm@86b00000����7f�mpss-dsm-2@8b400000��@�7f�mpss@8bc00000���@7f�q6-mpss-dtb@9b000000��7f�ipa-fw@9b080000��7f�ipa-gsi@9b090000�� �7gpu-micro-code@9b09a000�� � 7f�spss@9b0a0000�� 7spu-tz-shared@9b280000��(7spu-modem-shared@9b2e0000��.7camera@9b300000��0�7video@9bb00000����7cvp@9c300000��0p7cdsp@9ca00000���@7f�q6-cdsp-dtb@9de00000���7f�q6-adsp-dtb@9de80000���7f�adspslpi@9df00000���7f�rmtfs@d7c000002qcom,rmtfs-mem���@7FUtz-merged@d8000000���7hwfence-shbuf@e6440000��D-�7trust-ui-vm@f3800000��@7oem-vm@f7c00000����7llcc-lpi@ff800000���`7smp2p-adsp 2qcom,smp2p_& s&z����master-kernel�master-kernel�f�slave-kernel �slave-kernel��f�smp2p-cdsp 2qcom,smp2p_& s&z^���master-kernel�master-kernel�f�slave-kernel �slave-kernel��f�smp2p-modem 2qcom,smp2p_& s&z����master-kernel�master-kernel�f�slave-kernel �slave-kernel��f�ipa-ap-to-modem�ipa�f�ipa-modem-to-ap�ipa��f�soc@0 2simple-bus �0clock-controller@1000002qcom,sm8650-gcc�B@n'()*++,,,-I� f/mailbox@4060002qcom,sm8650-ipccqcom,ipcc�@` ����f&dma-controller@800000(2qcom,sm8650-gpi-dmaqcom,sm6350-gpi-dma����LMNOPQRSTUVW !?2 =.6D Qdisabledf3geniqup@8c00002qcom,geni-se-qup�� n/�/� Xm-ahbs-ahb =.#D 0Qokayi2c@8800002qcom,geni-i2c��@ �un/vXseH�0012dqup-corequp-configqup-memory w33|txrx�4�default  Qdisabledspi@8800002qcom,geni-spi��@ �un/vXseH�0012dqup-corequp-configqup-memory w33|txrx�56�default  Qdisabledi2c@8840002qcom,geni-i2c��@@ �Gn/xXseH�0012dqup-corequp-configqup-memory w33|txrx�7�default  Qdisabledspi@8840002qcom,geni-spi��@@ �Gn/xXseH�0012dqup-corequp-configqup-memory w33|txrx�89�default  Qdisabledi2c@8880002qcom,geni-i2c���@ �Hn/zXseH�0012dqup-corequp-configqup-memory w33|txrx�:�default  Qdisabledspi@8880002qcom,geni-spi���@ �Hn/zXseH�0012dqup-corequp-configqup-memory w33|txrx�;<�default  Qdisabledi2c@88c0002qcom,geni-i2c���@ �In/|XseH�0012dqup-corequp-configqup-memory w33|txrx�=�default  Qdisabledspi@88c0002qcom,geni-spi���@ �In/|XseH�0012dqup-corequp-configqup-memory w33|txrx�>?�default  Qdisabledi2c@8900002qcom,geni-i2c��@ �Jn/~XseH�0012dqup-corequp-configqup-memory w33|txrx�@�default  Qdisabledspi@8900002qcom,geni-spi��@ �Jn/~XseH�0012dqup-corequp-configqup-memory w33|txrx�AB�default  Qdisabledi2c@8940002qcom,geni-i2c��@@ �Kn/�XseH�0012dqup-corequp-configqup-memory w33|txrx�C�default  Qdisabledspi@8940002qcom,geni-spi��@@ �Kn/�XseH�0012dqup-corequp-configqup-memory w33|txrx�DE�default  Qdisabledserial@8980002qcom,geni-uart���@ ��n/�Xse0�0012dqup-corequp-config�FG�defaultQokaybluetooth2qcom,wcn7850-bt�H�I�J�K�L�M�N0�serial@89c0002qcom,geni-debug-uart���@ ��n/�Xse0�0012dqup-corequp-config�O�defaultQokaygeniqup@9c00002qcom,geni-se-i2c-master-hub�� n/\Xs-ahb 0 Qdisabledi2c@9800002qcom,geni-i2c-master-hub��@ ��n/H/GXsecore0�0012dqup-corequp-config�P�default  Qdisabledi2c@9840002qcom,geni-i2c-master-hub��@@ ��n/J/GXsecore0�0012dqup-corequp-config�Q�default  Qdisabledi2c@9880002qcom,geni-i2c-master-hub���@ ��n/L/GXsecore0�0012dqup-corequp-config�R�default  Qdisabledi2c@98c0002qcom,geni-i2c-master-hub���@ ��n/N/GXsecore0�0012dqup-corequp-config�S�default  Qdisabledi2c@9900002qcom,geni-i2c-master-hub��@ ��n/P/GXsecore0�0012dqup-corequp-config�T�default  Qdisabledi2c@9940002qcom,geni-i2c-master-hub��@@ ��n/R/GXsecore0�0012dqup-corequp-config�U�default  Qdisabledi2c@9980002qcom,geni-i2c-master-hub���@ ��n/T/GXsecore0�0012dqup-corequp-config�V�default  Qdisabledi2c@99c0002qcom,geni-i2c-master-hub���@ ��n/V/GXsecore0�0012dqup-corequp-config�W�default  Qdisabledi2c@9a00002qcom,geni-i2c-master-hub��@ ��n/X/GXsecore0�0012dqup-corequp-config�X�default  Qdisabledi2c@9a40002qcom,geni-i2c-master-hub��@@ ��n/Z/GXsecore0�0012dqup-corequp-config�Y�default  Qdisableddma-controller@a00000(2qcom,sm8650-gpi-dmaqcom,sm6350-gpi-dma����%&'()* ! 2 =.�DQokayf[geniqup@ac00002qcom,geni-se-qup�� n/�/� Xm-ahbs-ahb�00 dqup-core =.�D 0Qokayi2c@a800002qcom,geni-i2c��@ �an/aXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�\�default  Qdisabledspi@a800002qcom,geni-spi��@ �an/aXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�]^�default  Qdisabledi2c@a840002qcom,geni-i2c��@@ �bn/cXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�_�default  Qdisabledspi@a840002qcom,geni-spi��@@ �bn/cXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�`a�default  Qdisabledi2c@a880002qcom,geni-i2c���@ �cn/eXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�b�default  Qdisabledspi@a880002qcom,geni-spi���@ �cn/eXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�cd�default  Qdisabledi2c@a8c0002qcom,geni-i2c���@ �dn/gXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�e�default Qokaytypec-mux@e&2qcom,wcd9395-usbssqcom,wcd9390-usbss�f #g�/;ports port@0�endpointNhfport@1�endpointNif%spi@a8c0002qcom,geni-spi���@ �dn/gXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�jk�default  Qdisabledi2c@a900002qcom,geni-i2c��@ �en/iXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�l�default  Qdisabledspi@a900002qcom,geni-spi��@ �en/iXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�mn�default Qokaytouchscreen@02goodix,gt9916�g�� #g�^ojB@|8� `�pq�defaulti2c@a940002qcom,geni-i2c��@@ �fn/kXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�r�default  Qdisabledspi@a940002qcom,geni-spi��@@ �fn/kXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�st�default  Qdisabledi2c@a980002qcom,geni-i2c���@ �kn/mXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�u�default Qokaytypec-mux@1c2onnn,nb7vpq904m��f�;ports port@0�endpointNvfport@1�endpoint�Nwf�spi@a980002qcom,geni-spi���@ �kn/mXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�xy�default  Qdisabledi2c@a9c0002qcom,geni-i2c���@ �Cn/oXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�z�default  Qdisabledspi@a9c0002qcom,geni-spi���@ �Cn/oXseH�0012Zdqup-corequp-configqup-memory w[[|txrx�{|�default  Qdisabledinterconnect@15000002qcom,sm8650-cnoc-main�P@���f~interconnect@16000002qcom,sm8650-config-noc�`b��f2interconnect@16800002qcom,sm8650-system-noc�hЀ��interconnect@16c00002qcom,sm8650-pcie-anoc�l"n// ��f}interconnect@16e00002qcom,sm8650-aggre1-noc�ndn//��fZinterconnect@17000002qcom,sm8650-aggre2-noc�p�n ��finterconnect@17800002qcom,sm8650-mmss-noc�x���f�rng@10c30002qcom,sm8650-trngqcom,trng� 0pcie@1c00000�pci"2qcom,pcie-sm8650qcom,pcie-sm8550P��0`` �``�parfdbielbiatuconfig`���������(�msi0msi1msi2msi3msi4msi5msi6msi7@n/$/&/'/,/-/ // IXauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axi�/�pci0�}1~ dpcie-memcpu-pcie�/ �..������ � '�4EO�Y*^pciephy 80` `0`0�DQokay hg` sg^���defaultpcie@0�pci�O� 0wifi@0 2pci17cb,1107��H�I�J�K�L�M�N���phy@1c06000 2qcom,sm8650-qmp-gen3x2-pcie-phy��` (n/$/&/(/*Xauxcfg_ahbrefrchngpipe�/(����/�phy�/I�pcie0_pipe_clk�Qokay����f*pcie@1c08000�pci"2qcom,pcie-sm8650qcom,pcie-sm8550P���0@@ �@@�parfdbielbiatuconfig`�34589:vw(�msi0msi1msi2msi3msi4msi5msi6msi7@n/./0/1/8/9/ // IXauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axi�/.�$��// �pcilink_down0�}1~ dpcie-memcpu-pcie�/ �.�.������� � ��'�4EO�Y+^pciephyD 80@ @0@0� Qdisabledpcie@0�pci�O� 0phy@1c0e000 2qcom,sm8650-qmp-gen4x2-pcie-phy��� (n/2/0/4/6Xauxcfg_ahbrefrchngpipe�/4����/ / �phyphy_nocsr�/I�pcie1_pipe_clk� Qdisabledf+dma-controller@1dc40002qcom,bam-v1.7.0��@� �2=.�.�f�crypto@1dfa000)2qcom,sm8650-qceqcom,sm8150-qceqcom,qce�ߠ`�dmemoryw��|rxtx=.�.�phy@1d800002qcom,sm8650-qmp-ufs-phy�� n/�Xrefref_auxqref���ufsphy�/I�Qokay����f,ufs@1d84000+2qcom,sm8650-ufshcqcom,ufshcjedec,ufs-2.0��@0 � @n/�//�/�/�/�/�nXcore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@'��J���J���J��/�rst0�Z12%dufs-ddrcpu-ufs�/5� =.`CW�Y,^ufsphy�Qokay #g���`� q�}O�f�crypto@1d88000;2qcom,sm8650-inline-crypto-engineqcom,inline-crypto-engine�؀�n/�f�hwlock@1f400002qcom,tcsr-mutex���f%clock-controller@1fc00002qcom,sm8650-tcsrsyscon�� nI�fgpu@3d00000!2qcom,adreno-43051401qcom,adreno0���� �#�kgsl_3d0_reg_memorycx_memcx_dbgc �,=������Qokayfzap-shader���qcom/sm8650/gen70900_zap.mbnopp-table2operating-points-v2f�opp-231000000� ����4opp-310000000�z9��8opp-366000000�з��<opp-422000000�'5��@opp-500000000��e�Popp-578000000�"s����opp-629000000�%}�@��opp-680000000�(����opp-720000000�*�T��opp-770000000�-�D��opp-834000000�1�Ԁ�@gmu@3d6a000&2qcom,adreno-gmu-750.1qcom,adreno-gmu0�֠P� (�gmursccgmu_pdc�01�hfigmu8n���/ /"��!Xahbgmucxoaximemnochubdemet����cxgx =�����f�opp-table2operating-points-v2f�opp-260000000�I�@opp-625000000�%@�@��clock-controller@3d900002qcom,sm8650-gpucc���n'/ /!I� f�iommu@3da0000@2qcom,sm8650-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500����8���������������>?@A�������� n�/"/#�Xhlosbusifaceahb��Df�ipa@3f40000 2qcom,sm8650-ipaqcom,sm8550-ipa=.�.�0���P�@��ipa-regipa-sharedgsi8_����(�ipagsiipa-clock-queryipa-setup-readyn Xcore0�12dmemoryconfig����*!ipa-clock-enabled-validipa-clock-enabledQokay7self���qcom/sm8650/ipa_fws.mbnremoteproc@40800002qcom,sm8650-mpss-pas�@@L_�����0�wdogfatalreadyhandoverstop-ackshutdown-acknXxo���� �cxmss���������!stopQokay0�qcom/sm8650/modem.mbnqcom/sm8650/modem_dtb.mbnglink-edge_& s&�Gmpsscodec@6aa000082qcom,sm8650-lpass-wsa-macroqcom,sm8550-lpass-wsa-macro��(n�D�f�g�XmclkmacrodcodecfsgenI �wsa2-mclkMf�soundwire@6ab00002qcom,soundwire-v2.0.0�� ��n�XifaceGWSA2���default^m }??���� ��� � ���������� ������������ ������������ ������������ �  ������������� *������������� M Qdisabledcodec@6ac000062qcom,sm8650-lpass-rx-macroqcom,sm8550-lpass-rx-macro��(n�@�f�g�XmclkmacrodcodecfsgenI�mclkMf�soundwire@6ad00002qcom,soundwire-v2.0.0�� ��n�XifaceGRX���default^m }��1��� � ����� � ����� ���������� ���������� �������� ���������  �������� *����� MQokayfcodec@0,42sdw20217010e00�B f#codec@6ae000062qcom,sm8650-lpass-tx-macroqcom,sm8550-lpass-tx-macro��(n�9�f�g�XmclkmacrodcodecfsgenI�mclkMf�codec@6b0000082qcom,sm8650-lpass-wsa-macroqcom,sm8550-lpass-wsa-macro��(n�B�f�g�XmclkmacrodcodecfsgenI�mclkMf�soundwire@6b100002qcom,soundwire-v2.0.0�� ��n�XifaceGWSA���default^m }??���� ��� � ���������� ������������ ������������ ������������ �  ������������� *������������� MQokayf!speaker@0,02sdw20217020400����default W�M gSpkrLeftyf��� fspeaker@0,12sdw20217020400����default WgMM gSpkrRightyf��� f soundwire@6d300002qcom,soundwire-v2.0.0���� �corewakeupn�XifaceGTX���default^m����������������������� ����* MQokayfcodec@0,32sdw20217010e00��f$codec@6d4400062qcom,sm8650-lpass-va-macroqcom,sm8550-lpass-va-macro��@$n�9�f�gXmclkmacrodcodecI�fsgenMf�pinctrl@6e800002qcom,sm8650-lpass-lpi-pinctrl��n�f�g Xcoreaudio����f�tx-swr-active-statef�clk-pins�gpio0 swr_tx_clk   %data-pins�gpio1gpio2gpio14 swr_tx_data   2rx-swr-active-statef�clk-pins�gpio3 swr_rx_clk   %data-pins �gpio4gpio5 swr_rx_data   2dmic01-default-stateclk-pins�gpio6 dmic1_clk  @data-pins�gpio7 dmic1_data  Ldmic23-default-stateclk-pins�gpio8 dmic2_clk  @data-pins�gpio9 dmic2_data  Lwsa-swr-active-statef�clk-pins�gpio10 wsa_swr_clk   %data-pins�gpio11 wsa_swr_data   2wsa2-swr-active-statef�clk-pins�gpio15 wsa2_swr_clk   %data-pins�gpio16 wsa2_swr_data   2spkr-1-sd-n-active-state�gpio21 gpio  % Yf�interconnect@74000002qcom,sm8650-lpass-lpiaon-noc�@����interconnect@74300002qcom,sm8650-lpass-lpicx-noc�C���f�interconnect@7e400002qcom,sm8650-lpass-ag-noc������mmc@8804000$2qcom,sm8650-sdhciqcom,sdhci-msm-v5��@����hc_irqpwr_irqn/�/�Xifacecorexo0�12 dsdhc-ddrcpu-sdhc���� =.@ d n ~d, ��hD Qdisabledopp-table2operating-points-v2f�opp-19200000�$�5�opp-50000000����5�opp-100000000���5�opp-202000000� F�5�clock-controller@aaf00002qcom,sm8650-videocc� � n'/���I� cci@ac15000!2qcom,sm8650-cciqcom,msm8996-cci� �P ����n��� Xcamnoc_axicpas_ahbcci��� ����defaultsleep Qdisabled i2c-bus@0�VB@ i2c-bus@1�VB@ cci@ac16000!2qcom,sm8650-cciqcom,msm8996-cci� �` ����n��� Xcamnoc_axicpas_ahbcci��� ����defaultsleep Qdisabled i2c-bus@0�VB@ i2c-bus@1�VB@ cci@ac17000!2qcom,sm8650-cciqcom,msm8996-cci� �p ����n���Xcamnoc_axicpas_ahbcci��� ����defaultsleep Qdisabled i2c-bus@0�VB@ i2c-bus@1�VB@ clock-controller@ade00002qcom,sm8650-camcc� �n/'()��I� f�display-subsystem@ae000002qcom,sm8650-mdss� ��mdss �Sn�/�=��0��1dmdp0-memmdp1-mem�� =.�� 0Qokayf�display-controller@ae010002qcom,sm8650-dpu � �� �  �mdpvbif_�(n/��@�=�IXnrt_busifacelutcorevsync��I�$�����ports port@0�endpointN�f�port@1�endpointN�f�port@2�endpointN�f�opp-table2operating-points-v2f�opp-200000000� ��5�opp-325000000�_@5�opp-375000000�Z �5�opp-514000000���5�dsi@ae94000(2qcom,sm8650-dsi-ctrlqcom,mdss-dsi-ctrl� �@ �dsi_ctrl_�0n���B�8�/$Xbytebyte_intfpixelcoreifacebus���C �������Y�^dsi Qokay ��ports port@0�endpointN�f�port@1�endpointN��f�opp-table2operating-points-v2f�opp-187500000� -�5�opp-300000000��5�opp-358000000�V��5�panel@02visionox,vtdr6130� #g� �� ������ ����defaultsleepportendpointN�f�phy@ae950002qcom,sm8650-dsi-phy-4nm0� �P �R� �U�dsi_phydsi_phy_lanedsi_plln� XifacerefI�Qokay ��f�dsi@ae96000(2qcom,sm8650-dsi-ctrlqcom,mdss-dsi-ctrl� �` �dsi_ctrl_�0n�� �D�:�/$Xbytebyte_intfpixelcoreifacebus�� �E �������Y�^dsi  Qdisabledports port@0�endpointN�f�port@1�endpointphy@ae970002qcom,sm8650-dsi-phy-4nm0� �p �r� �u�dsi_phydsi_phy_lanedsi_plln� XifacerefI� Qdisabledf�displayport-controller@af540002qcom,sm8650-dpP� �@ �B� �Pp �`� �p�_� (n�� ���;Xcore_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel��� �--����Y-^dpMQokayopp-table2operating-points-v2f�opp-162000000� ��5�opp-270000000�߀5�opp-540000000� /�5�opp-810000000�0G��5�ports port@0�endpointN�f�port@1�endpointN��f�clock-controller@af000002qcom,sm8650-dispcc� �\n'(/)����--��5�I� Qokayf�phy@88e300062qcom,sm8650-snps-eusb2-phyqcom,sm8550-snps-eusb2-phy��0TnXref�/�Qokay� ��Y�f�phy@88e80002qcom,sm8650-qmp-usb3-dp-phy���0 n/�/�/�Xauxrefcom_auxusb3_pipe�// �phycommon�/I�;Qokay����f-ports port@0�endpointN�fwport@1�endpointN�f�port@2�endpointN�f�usb@a6f88002qcom,sm8650-dwc3qcom,dwc3� o�D_�����<�pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq0n/ /�//�/�&Xcfg_noccoreifacesleepmock_utmixo�/�/��$� ���/�/5� 0Qokayusb@a600000 2snps,dwc3� `� �� =.@ Y�-^usb2-phyusb3-phy �  . G _ w � � � � �D �otg �ports port@0�endpointN�fport@1�endpointN�f�interrupt-controller@b2200002qcom,sm8650-pdcqcom,pdc � "@�dH �^^a}?~� ������f�thermal-sensor@c228000 2qcom,sm8650-tsensqcom,tsens-v2 � "� " ����uplowcritical  -f�thermal-sensor@c229000 2qcom,sm8650-tsensqcom,tsens-v2 � "� "0����uplowcritical  -fthermal-sensor@c22a000 2qcom,sm8650-tsensqcom,tsens-v2 � "� "@����uplowcritical   -fpower-management@c300000#2qcom,sm8650-aoss-qmpqcom,aoss-qmp� 0&_& s&If�sram@c3f00002qcom,rpmh-stats� ?spmi@c4000002qcom,spmi-pmic-arbP� @0 P@ D L B�@�corechnlsobsrvrintrcnfg _� �periph_irq C P�� pmic@c2qcom,pm8010qcom,spmi-pmic�  temp-alarm@24002qcom,spmi-temp-alarm�$� $ -f pmic@d2qcom,pm8010qcom,spmi-pmic�  temp-alarm@24002qcom,spmi-temp-alarm�$� $ -f pmic@12qcom,pm8550qcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� �  -f gpio@8800 2qcom,pm8550-gpioqcom,spmi-gpio����� ���f�volume-up-n-state�gpio6 normal \ L ifled-controller@ee00*2qcom,pm8550-flash-ledqcom,spmi-flash-led��Qokayled-0 flash v | ��  ��� �� �led-1 flash v | ��  ��� �� �pwm!2qcom,pm8550-pwmqcom,pm8350c-pwm �Qokaymulti-led v  status led@1� vled@2� vled@3� vpmic@72qcom,pm8550qcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� �  -fgpio@8800!2qcom,pm8550b-gpioqcom,spmi-gpio����� ���f�phy@fd002qcom,pm8550b-eusb2-repeater��� �f ��f�pmic@82qcom,pm8550qcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� �  -fgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpio��������f�pmic@22qcom,pm8550qcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� �  -fgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio��������f�pmic@32qcom,pm8550qcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� �  -fgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio��������f�pmic@42qcom,pm8550qcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� �  -fgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio��������f�pmic@62qcom,pm8550qcom,spmi-pmic� temp-alarm@a002qcom,spmi-temp-alarm� �  -fgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio��������f�pmic@02qcom,pm8550qcom,spmi-pmic� pon@13002qcom,pmk8350-pon� �hlospbspwrkey2qcom,pmk8350-pwrkey� �tQokayresin2qcom,pmk8350-resin�Qokay �rrtc@61002qcom,pmk8350-rtc�ab �rtcalarm�bQokaynvram@71002qcom,spmi-sdam�q  0qreboot-reason@48�H fgpio@8800!2qcom,pmk8550-gpioqcom,spmi-gpio��������f�pmic@a2qcom,pmr735dqcom,spmi-pmic�  temp-alarm@a002qcom,spmi-temp-alarm� �  -fgpio@8800!2qcom,pmr735d-gpioqcom,spmi-gpio��������f�pinctrl@f1000002qcom,sm8650-tlmm�0 �������g� �  Jfgcci0-0-default-statef�sda-pins�gpio113 cci_i2c_sda  \�scl-pins�gpio114 cci_i2c_scl  \�cci0-0-sleep-statef�sda-pins�gpio113 cci_i2c_sda  ,scl-pins�gpio114 cci_i2c_scl  ,cci0-1-default-statef�sda-pins�gpio115 cci_i2c_sda  \�scl-pins�gpio116 cci_i2c_scl  \�cci0-1-sleep-statef�sda-pins�gpio115 cci_i2c_sda  ,scl-pins�gpio116 cci_i2c_scl  ,cci1-0-default-statef�sda-pins�gpio117 cci_i2c_sda  \�scl-pins�gpio118 cci_i2c_scl  \�cci1-0-sleep-statef�sda-pins�gpio117 cci_i2c_sda  ,scl-pins�gpio118 cci_i2c_scl  ,cci1-1-default-statef�sda-pins�gpio12 cci_i2c_sda  \�scl-pins�gpio13 cci_i2c_scl  \�cci1-1-sleep-statef�sda-pins�gpio12 cci_i2c_sda  ,scl-pins�gpio13 cci_i2c_scl  ,cci2-0-default-statef�sda-pins�gpio112 cci_i2c_sda  \�scl-pins�gpio153 cci_i2c_scl  \�cci2-0-sleep-statef�sda-pins�gpio112 cci_i2c_sda  ,scl-pins�gpio153 cci_i2c_scl  ,cci2-1-default-statef�sda-pins�gpio119 cci_i2c_sda  \�scl-pins�gpio120 cci_i2c_scl  \�cci2-1-sleep-statef�sda-pins�gpio119 cci_i2c_sda  ,scl-pins�gpio120 cci_i2c_scl  ,hub-i2c0-data-clk-state�gpio64gpio65 i2chub0_se0  \fPhub-i2c1-data-clk-state�gpio66gpio67 i2chub0_se1  \fQhub-i2c2-data-clk-state�gpio68gpio69 i2chub0_se2  \fRhub-i2c3-data-clk-state�gpio70gpio71 i2chub0_se3  \fShub-i2c4-data-clk-state�gpio72gpio73 i2chub0_se4  \fThub-i2c5-data-clk-state�gpio74gpio75 i2chub0_se5  \fUhub-i2c6-data-clk-state�gpio76gpio77 i2chub0_se6  \fVhub-i2c7-data-clk-state�gpio78gpio79 i2chub0_se7  \fWhub-i2c8-data-clk-state�gpio206gpio207 i2chub0_se8  \fXhub-i2c9-data-clk-state�gpio80gpio81 i2chub0_se9  \fYpcie0-default-statef�perst-pins�gpio94 gpio  ,clkreq-pins�gpio95 pcie0_clk_req_n  \wake-pins�gpio96 gpio  \pcie1-default-stateperst-pins�gpio97 gpio  ,clkreq-pins�gpio98 pcie1_clk_req_n  \wake-pins�gpio99 gpio  \qup-i2c0-data-clk-state�gpio32gpio33 qup1_se0  \f\qup-i2c1-data-clk-state�gpio36gpio37 qup1_se1  \f_qup-i2c2-data-clk-state�gpio40gpio41 qup1_se2  \fbqup-i2c3-data-clk-state�gpio44gpio45 qup1_se3  \�fequp-i2c4-data-clk-state�gpio48gpio49 qup1_se4  \flqup-i2c5-data-clk-state�gpio52gpio53 qup1_se5  \frqup-i2c6-data-clk-state�gpio56gpio57 qup1_se6  \fuqup-i2c7-data-clk-state�gpio60gpio61 qup1_se7  \fzqup-i2c8-data-clk-state �gpio0gpio1 qup2_se0  \f4qup-i2c9-data-clk-state �gpio4gpio5 qup2_se1  \f7qup-i2c10-data-clk-state �gpio8gpio9 qup2_se2  \f:qup-i2c11-data-clk-state�gpio12gpio13 qup2_se3  \f=qup-i2c12-data-clk-state�gpio16gpio17 qup2_se4  \f@qup-i2c13-data-clk-state�gpio20gpio21 qup2_se5  \fCqup-i2c14-data-clk-state�gpio24gpio25 qup2_se6  \qup-spi0-cs-state�gpio35 qup1_se0  %f^qup-spi0-data-clk-state�gpio32gpio33gpio34 qup1_se0  %f]qup-spi1-cs-state�gpio39 qup1_se1  %faqup-spi1-data-clk-state�gpio36gpio37gpio38 qup1_se1  %f`qup-spi2-cs-state�gpio43 qup1_se2  %fdqup-spi2-data-clk-state�gpio40gpio41gpio42 qup1_se2  %fcqup-spi3-cs-state�gpio47 qup1_se3  %fkqup-spi3-data-clk-state�gpio44gpio45gpio46 qup1_se3  %fjqup-spi4-cs-state�gpio51 qup1_se4  %fnqup-spi4-data-clk-state�gpio48gpio49gpio50 qup1_se4  %fmqup-spi5-cs-state�gpio55 qup1_se5  %ftqup-spi5-data-clk-state�gpio52gpio53gpio54 qup1_se5  %fsqup-spi6-cs-state�gpio59 qup1_se6  %fyqup-spi6-data-clk-state�gpio56gpio57gpio58 qup1_se6  %fxqup-spi7-cs-state�gpio63 qup1_se7  %f|qup-spi7-data-clk-state�gpio60gpio61gpio62 qup1_se7  %f{qup-spi8-cs-state�gpio3 qup2_se0  %f6qup-spi8-data-clk-state�gpio0gpio1gpio2 qup2_se0  %f5qup-spi9-cs-state�gpio7 qup2_se1  %f9qup-spi9-data-clk-state�gpio4gpio5gpio6 qup2_se1  %f8qup-spi10-cs-state�gpio11 qup2_se2  %f<qup-spi10-data-clk-state�gpio8gpio9gpio10 qup2_se2  %f;qup-spi11-cs-state�gpio15 qup2_se3  %f?qup-spi11-data-clk-state�gpio12gpio13gpio14 qup2_se3  %f>qup-spi12-cs-state�gpio19 qup2_se4  %fBqup-spi12-data-clk-state�gpio16gpio17gpio18 qup2_se4  %fAqup-spi13-cs-state�gpio23 qup2_se5  %fEqup-spi13-data-clk-state�gpio20gpio21gpio22 qup2_se5  %fDqup-spi14-cs-state�gpio27 qup2_se6  %qup-spi14-data-clk-state�gpio24gpio25gpio26 qup2_se6  %qup-uart14-default-state�gpio26gpio27 qup2_se6  \fFqup-uart14-cts-rts-state�gpio24gpio25 qup2_se6  ,fGqup-uart15-default-state�gpio30gpio31 qup2_se7  %fOsdc2-sleep-stateclk-pins �sdc2_clk  %cmd-pins �sdc2_cmd  \data-pins �sdc2_data  \sdc2-default-stateclk-pins �sdc2_clk  %cmd-pins �sdc2_cmd  \data-pins �sdc2_data  \bt-default-statef'bt-en-pins�gpio17 gpio  %sw-ctrl-pins�gpio18 gpio ,disp0-reset-n-active-state�gpio133 gpio  %f�disp0-reset-n-suspend-state�gpio133 gpio  ,f�mdp-vsync-active-state�gpio86 mdp_vsync  ,f�mdp-vsync-suspend-state�gpio86 mdp_vsync  ,f�spkr-2-sd-n-active-state�gpio77 gpio  % Yf�ts-irq-state�gpio161 gpio  \ ;fpts-reset-state�gpio162 gpio  \fqwcd-reset-n-active-state�gpio107 gpio  % Yf"wlan-en-state�gpio16 gpio  ,f&iommu@15000000/2qcom,sm8650-smmu-500qcom,smmu-500arm,mmu-500���Aabcdefghijklmnopqrstuv������������;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY���������������������������������Df.interrupt-controller@17100000 2arm,gic-v3 �  � �� J a 0fmsi-controller@171400002arm,gic-v3-its� v �ftimer@174200002arm,armv7-timer-mem�B0  frame@17421000�BB � �frame@17423000�B0 �  � Qdisabledframe@17425000�BP �  � Qdisabledframe@17427000�Bp �  � Qdisabledframe@17429000�B� �  � Qdisabledframe@1742b000�B� �  � Qdisabledframe@1742d000�B� � � Qdisabledrsc@17a000002qcom,rpmh-rsc@������drv-0drv-1drv-2$�� �  � � Gapps_rscbcm-voter2qcom,bcm-voterfclock-controller2qcom,sm8650-rpmh-clkn�XxoIfpower-controller2qcom,sm8650-rpmhpd�� f�opp-table2operating-points-v2f�opp-16�opp-48�0f�opp-52�4opp-56�8f�opp-60�<opp-64�@f�opp-80�Popp-128��f�opp-144��opp-192��f�opp-256�f�opp-320�@opp-336�Popp-384��opp-416��regulators-02qcom,pm8550-rpmh-regulators �� �� �� �� � � 0� A� P� _� n� }bbob1 �vreg_bob1 �2K �2qcom,sm8650-pmic-glinkqcom,sm8550-pmic-glinkqcom,pmic-glink  gconnector@02usb-c-connector�)dual4dualports port@0�endpointNf�port@1�endpointNfvport@2�endpointNfhsound(2qcom,sm8650-sndcardqcom,sm8450-sndcard ,SM8650-QRD>SpkrLeft INWSA_SPK1 OUTSpkrRight INWSA_SPK2 OUTIN1_HPHLHPHL_OUTIN2_HPHRHPHR_OUTAMIC1MIC BIAS1AMIC2MIC BIAS2AMIC3MIC BIAS3AMIC4MIC BIAS3AMIC5MIC BIAS4TX SWR_INPUT0ADC1_OUTPUTTX SWR_INPUT1ADC2_OUTPUTTX SWR_INPUT2ADC3_OUTPUTTX SWR_INPUT3ADC4_OUTPUTwcd-playback-dai-link LWCD PlaybackcpuVqcodecV�platformVwcd-capture-dai-link LWCD CapturecpuVxcodecV�platformVwsa-dai-link LWSA PlaybackcpuVicodecV !�platformVvph-pwr-regulator2regulator-fixed �vph_pwr �8u  �8u `tf�audio-codec&2qcom,wcd9395-codecqcom,wcd9390-codec�"�default�w@�w@�w@�w@ �$�I���� � � � �  �4�P]#l$ #gk{f�f�f��M/;fportendpointN%fiwcn7850-pmu2qcom,wcn7850-pmu�default�&' �g �g( �f���)������nregulatorsldo0 �vreg_pmu_rfa_cmnfHldo1 �vreg_pmu_aon_0p59fIldo2 �vreg_pmu_wlcx_0p8fJldo3 �vreg_pmu_wlmx_0p85fKldo4 �vreg_pmu_btcmx_0p85ldo5 �vreg_pmu_rfa_0p8fLldo6 �vreg_pmu_rfa_1p2fMldo7 �vreg_pmu_rfa_1p8fNldo8 �vreg_pmu_pcie_0p9f�ldo9 �vreg_pmu_pcie_1p8f� interrupt-parent#address-cells#size-cellsmodelcompatiblestdout-path#clock-cellsclock-frequencyphandleclocksclock-multclock-divdevice_typeregpower-domainspower-domain-namesenable-methodnext-level-cachecapacity-dmips-mhzdynamic-power-coefficientqcom,freq-domain#cooling-cellscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopqcom,dload-modeinterconnects#interconnect-cellsqcom,bcm-votersinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksqcom,client-idqcom,vmidinterrupts-extendedmboxesqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-ranges#reset-cells#mbox-cellsdma-channelsdma-channel-mask#dma-cellsiommusdma-coherentstatusclock-namesinterconnect-namesdmasdma-namespinctrl-0pinctrl-namesvddrfacmn-supplyvddaon-supplyvddwlcx-supplyvddwlmx-supplyvddrfa0p8-supplyvddrfa1p2-supplyvddrfa1p8-supplymax-speedvdd-supplyreset-gpiosmode-switchorientation-switchremote-endpointavdd-supplyspi-max-frequencytouchscreen-size-xtouchscreen-size-yvcc-supplyretimer-switchdata-lanesreg-namesinterrupt-namesresetsreset-namesiommu-mapinterrupt-mapinterrupt-map-maskmsi-mapmsi-map-masklinux,pci-domainnum-lanesbus-rangephysphy-nameswake-gpiosperst-gpiosvddpcie0p9-supplyvddpcie1p8-supplyassigned-clocksassigned-clock-ratesclock-output-names#phy-cellsvdda-phy-supplyvdda-pll-supplyqcom,eeqcom,controlled-remotelyfreq-table-hzrequired-oppslanes-per-directionqcom,icevcc-max-microampvccq-supplyvccq-max-microamp#hwlock-cellsoperating-points-v2qcom,gmumemory-regionfirmware-nameopp-hzopp-levelqcom,qmp#iommu-cells#global-interruptsqcom,smem-statesqcom,smem-state-namesqcom,gsi-loaderlabel#sound-dai-cellsqcom,din-portsqcom,dout-portsqcom,ports-sintervalqcom,ports-offset1qcom,ports-offset2qcom,ports-hstartqcom,ports-hstopqcom,ports-word-lengthqcom,ports-block-pack-modeqcom,ports-block-group-countqcom,ports-lane-controlqcom,rx-port-mappingpowerdown-gpiossound-name-prefixvdd-1p8-supplyvdd-io-supplyqcom,port-mappingqcom,ports-sinterval-lowqcom,tx-port-mappinggpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthslew-ratebias-disablebias-bus-holdoutput-highinput-enableoutput-lowbus-widthsdhci-caps-maskqcom,dll-configqcom,ddr-configpinctrl-1assigned-clock-parentsvdda-supplyvddio-supplyvci-supplyvdds-supplyvdda12-supplysnps,hird-thresholdsnps,usb2-gadget-lpm-disablesnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,is-utmi-l1-suspendsnps,usb3_lpm_capablesnps,usb2-lpm-disablesnps,has-lpm-erratumtx-fifo-resizedr_modeusb-role-switchqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,channelqcom,bus-idbias-pull-uppower-sourcecolorled-sourcesled-max-microampflash-max-microampflash-max-timeout-usfunction-enumerator#pwm-cellsvdd18-supplyvdd3-supplylinux,codebitswakeup-parentgpio-reserved-rangesbias-pull-downoutput-disable#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configvdd-bob1-supplyvdd-bob2-supplyvdd-l2-l13-l14-supplyvdd-l3-supplyvdd-l5-l16-supplyvdd-l6-l7-supplyvdd-l8-l9-supplyvdd-l11-supplyvdd-l12-supplyvdd-l15-supplyvdd-l17-supplyqcom,pmic-idregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-allow-set-loadregulator-allowed-modesvdd-l1-supplyvdd-l2-supplyvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-l1-l2-supplyvdd-l3-l4-supplyvdd-l5-supplyvdd-l6-supplyvdd-l7-supply#freq-domain-cellsopp-peak-kBpsqcom,glink-channelsqcom,non-secure-domainqcom,domainqcom,intentsqcom,protection-domainthermal-sensorstemperaturehysteresispolling-delay-passivetripcooling-devicenvmem-cellsnvmem-cell-namesmode-recoverymode-bootloaderserial0serial1debounce-intervallinux,can-disablewakeup-sourceorientation-gpiospower-roledata-roleaudio-routinglink-namesound-dairegulator-always-onregulator-boot-onqcom,micbias1-microvoltqcom,micbias2-microvoltqcom,micbias3-microvoltqcom,micbias4-microvoltqcom,mbhc-buttons-vthreshold-microvoltqcom,mbhc-headset-vthreshold-microvoltqcom,mbhc-headphone-vthreshold-microvoltqcom,rx-deviceqcom,tx-devicevdd-buck-supplyvdd-rxtx-supplyvdd-mic-bias-supplywlan-enable-gpiosbt-enable-gpiosvddio1p2-supplyvdddig-supply