Ð þí`A8XŒ(µXTnvidia,beavernvidia,tegra30&'7NVIDIA Tegra30 Beaver evaluation boardchosenaliases=/i2c@7000d000/tps65911@2dB/rtc@7000e000G/serial@70006000memoryOmemory[€ðpcie-controller@00003000nvidia,tegra30-pcieOpci[08 _padsaficsibc tintrmsi„• ¨b¶ÿÀ‚‚‚@@‚ Â(( ÇFHÁ×Îpexafipll_ecmlÚFHJápexafipcie_xíokayôõ*;Ppci@1,0Opci`‚[íokayÀspci@2,0Opci`‚[ ídisabledÀspci@3,0Opci`‚@[íokayÀshost1x@50000000!nvidia,tegra30-host1xsimple-bus[P@iACÇÚáhost1x ÀTTmpe@54040000nvidia,tegra30-mpe[T iDÇ<Ú<ámpevi@54080000nvidia,tegra30-vi[T iEǤÚáviepp@540c0000nvidia,tegra30-epp[T  iFÇÚáeppisp@54100000nvidia,tegra30-isp[T iGÇÚáispgr2d@54140000nvidia,tegra30-gr2d[T iHÇÚá2dgr3d@54180000nvidia,tegra30-gr3d[TÇbÎ3d3d2Úbá3d3d2dc@54200000$nvidia,tegra30-dcnvidia,tegra20-dc[T  iIdz ÎdcparentÚádc„‹rgb ídisableddc@54240000nvidia,tegra30-dc[T$ iJdz ÎdcparentÚádc„‹rgb ídisabledhdmi@54280000nvidia,tegra30-hdmi[T( iKÇ3½ ÎhdmiparentÚ3áhdmiíokay—£ ® o¾ tvo@542c0000nvidia,tegra30-tvo[T, iLÇ© ídisableddsi@54300000nvidia,tegra30-dsi[T0Ç0Ú0ádsi ídisabledtimer@50004600arm,cortex-a9-twd-timer[P  i ÇÖinterrupt-controller@50041000arm,cortex-a9-gic[PPÑ„æìcache-controller@50043000arm,pl310-cache[P0 ô #timer@60005000*nvidia,tegra30-timernvidia,tegra20-timer[`PHi)*yzÇclock@60006000nvidia,tegra30-car[``/<æìflow-controller@60007000nvidia,tegra30-flowctrl[`pdma@6000a000,nvidia,tegra30-apbdmanvidia,tegra20-apbdma[` €ihijklmnopqrstuvw€‚ƒ„…†‡ˆ‰Š‹ŒŽÇ"Ú"ádmaIæ ì ahb@6000c004nvidia,tegra30-ahb[`ÀLgpio@6000d000nvidia,tegra30-gpio[`Ð`i !"#7WY}T`„Ñæ ì apbmisc@70000800.nvidia,tegra30-apbmiscnvidia,tegra20-apbmisc[pdppinmux@70000868nvidia,tegra30-pinmux[phÔp0äpdefault~ pinmuxæ ì sdmmc1_clk_pz0ˆsdmmc1_clk_pz0”sdmmc1¤°sdmmc1_cmd_pz1Oˆsdmmc1_cmd_pz1sdmmc1_dat0_py7sdmmc1_dat1_py6sdmmc1_dat2_py5sdmmc1_dat3_py4”sdmmc1¤°sdmmc3_clk_pa6ˆsdmmc3_clk_pa6”sdmmc3¤°sdmmc3_cmd_pa7Oˆsdmmc3_cmd_pa7sdmmc3_dat0_pb7sdmmc3_dat1_pb6sdmmc3_dat2_pb5sdmmc3_dat3_pb4”sdmmc3¤°sdmmc4_clk_pcc4"ˆsdmmc4_clk_pcc4sdmmc4_rst_n_pcc3”sdmmc4¤°sdmmc4_dat0_paa0ˆˆsdmmc4_dat0_paa0sdmmc4_dat1_paa1sdmmc4_dat2_paa2sdmmc4_dat3_paa3sdmmc4_dat4_paa4sdmmc4_dat5_paa5sdmmc4_dat6_paa6sdmmc4_dat7_paa7”sdmmc4¤°dap2_fs_pa25ˆdap2_fs_pa2dap2_sclk_pa3dap2_din_pa4dap2_dout_pa5”i2s1¤°pex_l1_prsnt_n_pdd4)ˆpex_l1_prsnt_n_pdd4pex_l1_clkreq_n_pdd6¤sdio3 ˆdrive_sdio3À×æ.*0gpv ˆdrive_gpvserial@70006000(nvidia,tegra30-uartnvidia,tegra20-uart[p`@I i$ÇÚáserialS  Xrxtxíokayserial@70006040(nvidia,tegra30-uartnvidia,tegra20-uart[p`@@I i%Ç ÚáserialS Xrxtx ídisabledserial@70006200(nvidia,tegra30-uartnvidia,tegra20-uart[pbI i.Ç7Ú7áserialS Xrxtx ídisabledserial@70006300(nvidia,tegra30-uartnvidia,tegra20-uart[pcI iZÇAÚAáserialS  Xrxtx ídisabledserial@70006400(nvidia,tegra30-uartnvidia,tegra20-uart[pdI i[ÇBÚBáserialS  Xrxtx ídisabledpwm@7000a000&nvidia,tegra30-pwmnvidia,tegra20-pwm[p bÇÚápwm ídisabledrtc@7000e000&nvidia,tegra30-rtcnvidia,tegra20-rtc[pà iÇi2c@7000c000&nvidia,tegra30-i2cnvidia,tegra20-i2c[pÀ i&Ç ¶Îdiv-clkfast-clkÚ ái2cS  Xrxtxíokaym† i2c@7000c400&nvidia,tegra30-i2cnvidia,tegra20-i2c[pÄ iTÇ6¶Îdiv-clkfast-clkÚ6ái2cS  Xrxtxíokaym† i2c@7000c500&nvidia,tegra30-i2cnvidia,tegra20-i2c[pÅ i\ÇC¶Îdiv-clkfast-clkÚCái2cS  Xrxtxíokaym† i2c@7000c700&nvidia,tegra30-i2cnvidia,tegra20-i2c[pÇ ixÇg¶Úgái2cÎdiv-clkfast-clkS  Xrxtxíokaym† æ ì i2c@7000d000&nvidia,tegra30-i2cnvidia,tegra20-i2c[pÐ i5Ç/¶Îdiv-clkfast-clkÚ/ái2cS  Xrxtxíokaym† rt5640@1crealtek,rt5640[& i» } ºæìtps65911@2d ti,tps65911[- iV„Ñ“T`® º ÆÒ Þ êö  æìregulatorsvdd1vddio_ddr_1v2O€6O€Nvdd2 vdd_1v5_genã`6ã`Næìvddctrlvdd_cpu,vdd_sysB@6B@Nvio vdd_1v8_genw@6w@Næìldo1vdd_pexa,vdd_pexb6æìldo2vdd_sata,avdd_plle6ldo4vdd_rtcO€6O€Nldo5vddio_sdmmc,avdd_vdac2Z 62Z Nldo6avdd_dsi_csi,pwrdet_mipiO€6O€ldo7vdd_pllm,x,u,a_p_c_sO€6O€Nldo8 vdd_ddr_hsB@6B@Ntps62361@60 ti,tps62361[`tps62361-vout¡ 6ã`bNtˆspi@7000d400*nvidia,tegra30-slinknvidia,tegra20-slink[pÔ i;Ç)Ú)áspiS  Xrxtx ídisabledspi@7000d600*nvidia,tegra30-slinknvidia,tegra20-slink[pÖ iRÇ,Ú,áspiS  Xrxtx ídisabledspi@7000d800*nvidia,tegra30-slinknvidia,tegra20-slink[pØ iSÇ.Ú.áspiS  Xrxtx ídisabledspi@7000da00*nvidia,tegra30-slinknvidia,tegra20-slink[pÚ i]ÇDÚDáspiS  Xrxtxíokayœ}x@spi-flash@1winbond,w25q32[œ1-spi@7000dc00*nvidia,tegra30-slinknvidia,tegra20-slink[pÜ i^ÇhÚháspiS  Xrxtx ídisabledspi@7000de00*nvidia,tegra30-slinknvidia,tegra20-slink[pÞ iOÇiÚjáspiS  Xrxtx ídisabledkbc@7000e200&nvidia,tegra30-kbcnvidia,tegra20-kbc[pâ iUÇ$Ú$ákbc ídisabledpmc@7000e400nvidia,tegra30-pmc[pä ÇÚÎpclkclk32k_iníokay®ÆÚÐóÈ %>`memory-controller@7000f000nvidia,tegra30-mc[pðÇ Îmc iMæìfuse@7000f800nvidia,tegra30-efuse[pøǦÎfuseÚ'áfuseahub@70080000nvidia,tegra30-ahub[pp igÇjkÎd_audioapbifXÚjk eflmn <ád_audioapbifi2s0i2s1i2s2i2s3i2s4dam0dam1dam2spdif@S         Xrx0tx0rx1tx1rx2tx2rx3tx3Ài2s@70080300nvidia,tegra30-i2s[pŽÇÚái2s ídisabledi2s@70080400nvidia,tegra30-i2s[pŽÇ Ú ái2síokayæìi2s@70080500nvidia,tegra30-i2s[pŽÇÚái2s ídisabledi2s@70080600nvidia,tegra30-i2s[pŽÇeÚeái2s ídisabledi2s@70080700nvidia,tegra30-i2s[pŽÇfÚfái2s ídisabledsdhci@78000000*nvidia,tegra30-sdhcinvidia,tegra20-sdhci[x iÇÚásdhciíokay ¢ E « › ´ Àsdhci@78000200*nvidia,tegra30-sdhcinvidia,tegra20-sdhci[x iÇ Ú ásdhci ídisabledsdhci@78000400*nvidia,tegra30-sdhcinvidia,tegra20-sdhci[x iÇEÚEásdhci ídisabledsdhci@78000600*nvidia,tegra30-sdhcinvidia,tegra20-sdhci[x iÇÚásdhciíokayÀÊusb@7d000000nvidia,tegra30-ehciusb-ehci[}@ iØutmiÇÚáusbáû ídisabledusb-phy@7d000000nvidia,tegra30-usb-phy[}@}@ØutmiǾÎregpll_uutmi-padsÚáusbutmi-pads  7Lb3t¤¸ Ëâø ídisabledæìusb@7d004000nvidia,tegra30-ehciusb-ehci[}@@ iØutmiÇ:Ú:áusbûíokayusb-phy@7d004000nvidia,tegra30-usb-phy[}@@}@ØutmiÇ:¾Îregpll_uutmi-padsÚ:áusbutmi-pads  7Lb3t¤¸ Ëâíokayæìusb@7d008000nvidia,tegra30-ehciusb-ehci[}€@ iaØutmiÇ;Ú;áusbûíokayusb-phy@7d008000nvidia,tegra30-usb-phy[}€@}@ØutmiÇ;¾Îregpll_uutmi-padsÚ;áusbutmi-pads 7Lb3t¤¸ Ëâíokayæìcpuscpu@0Ocpuarm,cortex-a9[cpu@1Ocpuarm,cortex-a9[cpu@2Ocpuarm,cortex-a9[cpu@3Ocpuarm,cortex-a9[pmuarm,cortex-a9-pmu0i‘’“clocks simple-busclock@0 fixed-clock[/m€æìgpio-leds gpio-ledsgpled1"LED1  Ygpled2"LED2  Xregulators simple-busregulator@0regulator-fixed[ vdd_5v_inLK@6LK@Næ ì regulator@1regulator-fixed[chargepump_5vLK@6LK@bN( ¹regulator@2regulator-fixed[vdd_ddrã`6ã`Nb( ¹; regulator@3regulator-fixed[ vdd_5v_sataLK@6LK@Nb( ¹ ; regulator@4regulator-fixed[ usb1_vbusLK@6LK@( ¹ îF; regulator@5regulator-fixed[ usb3_vbusLK@6LK@( ¹ ìF; æìregulator@6regulator-fixed[sys_3v3,vdd_3v3_alw2Z 62Z Nb( ¹; æìregulator@7regulator-fixed[ sys_3v3_pexs2Z 62Z Nb( ¹ _;æìregulator@8regulator-fixed[ +VDD_5V_HDMILK@6LK@Nb;æìsound;nvidia,tegra-audio-rt5640-beavernvidia,tegra-audio-rt5640VNVIDIA Tegra Beaver@cHeadphonesHPORHeadphonesHPOLMic JackMICBIAS1IN2PMic JackxŽ ¡ ²Ç¸¹xÎpll_apll_a_out0mclk #address-cells#size-cellscompatibleinterrupt-parentmodelrtc0rtc1serial0device_typeregreg-namesinterruptsinterrupt-names#interrupt-cellsinterrupt-map-maskinterrupt-mapbus-rangerangesclocksclock-namesresetsreset-namesstatusavdd-pexa-supplyavdd-pexb-supplyavdd-pex-pll-supplyavdd-plle-supplyvddio-pex-ctl-supplyhvdd-pex-supplyassigned-addressesnvidia,num-lanesiommusnvidia,headhdmi-supplyvdd-supplynvidia,hpd-gpionvidia,ddc-i2c-businterrupt-controllerlinux,phandlearm,data-latencyarm,tag-latencycache-unifiedcache-level#clock-cells#reset-cells#dma-cells#gpio-cellsgpio-controllerpinctrl-namespinctrl-0nvidia,pinsnvidia,functionnvidia,pullnvidia,tristatenvidia,high-speed-modenvidia,schmittnvidia,pull-down-strengthnvidia,pull-up-strengthnvidia,slew-rate-risingnvidia,slew-rate-fallingreg-shiftdmasdma-names#pwm-cellsclock-frequencyrealtek,ldo1-en-gpiosti,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onti,vsel0-state-highti,vsel1-state-highspi-max-frequencynvidia,invert-interruptnvidia,suspend-modenvidia,cpu-pwr-good-timenvidia,cpu-pwr-off-timenvidia,core-pwr-good-timenvidia,core-pwr-off-timenvidia,core-power-req-active-highnvidia,sys-clock-req-active-high#iommu-cellsnvidia,ahub-cif-idscd-gpioswp-gpiospower-gpiosbus-widthnon-removablephy_typenvidia,needs-double-resetnvidia,phynvidia,hssync-start-delaynvidia,idle-wait-delaynvidia,elastic-limitnvidia,term-range-adjnvidia,xcvr-setupnvidia.xcvr-setup-use-fusesnvidia,xcvr-lsfslewnvidia,xcvr-lsrslewnvidia,xcvr-hsslewnvidia,hssquelch-levelnvidia,hsdiscon-levelnvidia,has-utmi-pad-registersvbus-supplylabelenable-active-highvin-supplygpio-open-drainnvidia,modelnvidia,audio-routingnvidia,i2s-controllernvidia,audio-codecnvidia,hp-det-gpios