;z88(8hisilicon,hip06-d03 +&7Hisilicon Hip06 D03 Development Boardpsci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D cluster2core0D core1D core2D core3D cluster3core0Dcore1Dcore2Dcore3Dcpu@10000Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10001Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10002Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10003Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10100Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10101Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10102Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10103Hcpuarm,cortex-a57arm,armv8TXpscifw cpu@10200Hcpuarm,cortex-a57arm,armv8TXpscifw cpu@10201Hcpuarm,cortex-a57arm,armv8TXpscifw cpu@10202Hcpuarm,cortex-a57arm,armv8TXpscifw cpu@10203Hcpuarm,cortex-a57arm,armv8TXpscifw cpu@10300Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10301Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10302Hcpuarm,cortex-a57arm,armv8TXpscifwcpu@10303Hcpuarm,cortex-a57arm,armv8TXpscifwl2-cache0cachewl2-cache1cachewl2-cache2cachewl2-cache3cachewinterrupt-controller@4d000000 arm,gic-v3+PTMM0  winterrupt-controller@c6000000arm,gic-v3-itsTwtimerarm,armv8-timer0   pmuarm,cortex-a57-pmu mbigen_pcie@a0080000hisilicon,mbigen-v2Tintc_usbwintc_sas1w"intc_sas2@w#mbigen_dsa@c0080000hisilicon,mbigen-v2Tintc_dsaf0wintc-sas0 w soc simple-bus+refclk fixed-clock!wohci@a7030000 generic-ohciT .;okehci@a7020000 generic-ehciT .;oksub_ctrl_c@60000000hisilicon,peri-subctrlsysconT`wdsa_subctrl@c0000000hisilicon,dsa-subctrlsysconTwpcie_subctl@a0000000"hisilicon,pcie-sas-subctrlsysconTw!sds_ctrl@c2200000sysconT wmdio@603c0000hisilicon,hns-mdioT`<B8 8SZ+ethernet-phy@0ethernet-phy-ieee802.3-c22Twethernet-phy@1ethernet-phy-ieee802.3-c22Twdsa@c7000000+hisilicon,hns-dsaf-v2 P6port-16rss T`Uppe-basedsaf-base _n @ABCDEFGHIJKLMNOPQRSTUVWX      !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~      !"#$%&'()*+,-./0123456789:;<=>?.wport@0Tfiberport@1Tfiberport@4Tcopperport@5Tcopperethernet-4hisilicon,hns-nic-v2;ok.ethernet-5hisilicon,hns-nic-v2;ok.ethernet-0hisilicon,hns-nic-v2;ok.ethernet-1hisilicon,hns-nic-v2;ok.sas@c3000000hisilicon,hip06-sas-v2TP  ! `0Z0C8V]i. @ABCDEFGHIKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~YZ[\]^_`abcdefghijklmnopqrstuvwx ;disabledsas@a2000000hisilicon,hip06-sas-v2TP  !s! 0Z CV]i. "@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_;oksas@a3000000hisilicon,hip06-sas-v2TP  !! 0ZpCV]i . #     `abcdefghijklmnopqrstuvwxyz{|}~ ;disabledmemory@0HmemoryT@chosen compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodnext-level-cachephandle#interrupt-cellsrangesinterrupt-controller#redistributor-regionsredistributor-strideinterruptsmsi-controller#msi-cellsmsi-parentnum-pinsclock-frequency#clock-cellsdma-coherentstatussubctrl-vbasemodereg-namessubctrl-sysconreset-field-offsetdesc-numbuf-sizeserdes-sysconport-rst-offsetport-mode-offsetmedia-typephy-handleae-handleport-idx-in-aelocal-mac-addresssas-addrhisilicon,sas-sysconctrl-reset-regctrl-reset-sts-regctrl-clock-ena-regclocksqueue-countphy-counthip06-sas-v2-quirk-amt